CY2272PVC-1 Cypress Semiconductor Corporation., CY2272PVC-1 Datasheet
CY2272PVC-1
Related parts for CY2272PVC-1
CY2272PVC-1 Summary of contents
Page 1
Pentium®, 6x86, K6 Clock Synthesizer/Driver for Mobile PCs with Intel® 82430TX or Ali IV/V+ and 3 SO-DIMMs Features • Mixed 2.5V and 3.3V operation • Complete clock solution for Pentium®, Cyrix, and AMD processor-based motherboards — Four CPU clocks at ...
Page 2
Pin Summary Name Pins V 7, 14, 19, 30, 36, 48 DDQ3 V 42 DDCPU 16, 18, 22, 27, 33, 39, 45 Ground SS [2] XTALIN 4 [2] XTALOUT 5 PCI_STOP 28 CPU_STOP 29 ...
Page 3
Actual Clock Frequency Values Target Actual Frequency Frequency Clock Output (MHz) (MHz) CPUCLK 66.67 66.654 CPUCLK 60.0 60.0 CPUCLK 75.0 75.0 USBCLK 48.0 48.008 IOCLK 24.0 24.004 Power Management Logic CPU_STOP PCI_STOP PWR_DWN ...
Page 4
Byte 1: CPU Active/Inactive Register (1 = Active Inactive), Default = Active Bit Pin # Description Bit 7 47 USBCLK (Active/Inactive) Bit 6 46 IOCLK (Active/Inactive) Bit 5 N/A (Reserved) drive to ‘0’ Bit 4 N/A Not used ...
Page 5
Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Supply Voltage ..................................................–0.5 to +7.0V Input Voltage .............................................. –0. [5] Operating Conditions Parameter Analog and Digital Supply Voltage DD ...
Page 6
Switching Characteristics Parameter Output Description t All Output Duty Cycle 1 t CPUCLK CPU Clock Rising and 2 Falling Edge Rate t REF[0-1] REF Clock Rising and 2 Falling Edge Rate t PCICLK, PCI, EPCI, Clock Rising 2 EPCICLK ...
Page 7
Timing Requirement for the I Parameter t SCLK Clock Frequency 12 t Time the bus must be free before a new transmission can start 13 t Hold time start condition. After this period the first clock pulse is generated. ...
Page 8
Switching Waveforms (continued) CPU-SDRAM Clock Skew CPUCLK SDRAM t 7 CPU-PCI Clock Skew CPUCLK PCICLK t 6 PCI-PCI Clock Skew PCICLK PCICLK t 8 EPCI-PCI Clock Skew EPCICLK PCICLK t 9 [8, 9] CPU_STOP CPUCLK (Internal) PCICLK (Internal) PCICLK (Free-Running) ...
Page 9
Switching Waveforms (continued) [10, 11] PCI_STOP CPUCLK (Internal) PCICLK (Internal) PCICLK (Free-Running) PCI_STOP PCICLK (External) PWR_DOWN CPUCLK (Internal) PCICLK (Internal) PWR_DWN CPUCLK (External) PCICLK (External) VCO Crystal Shaded section on the VCO and Crystal waveforms indicates that the VCO and ...
Page 10
Application Information Clock traces must be terminated with either series or parallel termination, as they are normally done. Application Circuit Summary • A parallel-resonant crystal should be used as the reference to the clock generator. The operating frequency and C ...
Page 11
... Test Circuit Note: All Capacitors must be placed as close to the pins as is possible Ordering Information Package Ordering Code Name CY2272PVC–1 O48 Document #: 38–00607–C V DDQ3 1 48 0 0 0 0.1 F OUTPUTS 22 C LOAD Operating ...
Page 12
Package Diagram © Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does ...