M30843FJFP Renesas Electronics Corporation., M30843FJFP Datasheet
M30843FJFP
Available stocks
Related parts for M30843FJFP
M30843FJFP Summary of contents
Page 1
REJ09B0036-0101 16/32 M32C/84 Group (M32C/84, M32C/84T) RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER Before using this material, please visit our website to verify that this is the most current document available. Rev. 1.01 Revision Date: Jul. 07, 2005 Hardware Manual M16C FAMILY / ...
Page 2
Keep safety first in your circuit designs! Renesas Technology Corp. puts the maximum effort into making semiconductor products 1. better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead ...
Page 3
Introduction This hardware manual provides detailed information on the M32C/84 group (M32C/84, M32C/84T) microcom- puters. Users are expected to have basic knowledge of electric circuits, logical circuits and microcomputers. 2. Register Diagram The symbols, and descriptions, used for bit ...
Page 4
Table of Contents Quick Reference by Address _____________________ B-1 1. Overview _____________________________________ 1 1.1 Applications ................................................................................................................ 1 1.2 Performance Overview .............................................................................................. 2 1.3 Block Diagram ............................................................................................................ 4 1.4 Product Information ................................................................................................... 5 1.5 Pin Assignments and Descriptions .......................................................................... 7 1.6 ...
Page 5
Processor Mode ______________________________ 55 7.1 Types of Processor Mode ........................................................................................ 55 7.2 Setting of Processor Mode ...................................................................................... 56 8. Bus_________________________________________ 60 8.1 Bus Settings ............................................................................................................. 60 8.1.1 Selecting External Address Bus ...................................................................... 61 8.1.2 Selecting External Data Bus ............................................................................ ...
Page 6
Protection _________________________________ 106 11. Interrupts __________________________________ 107 11.1 Types of Interrupts ............................................................................................... 107 11.2 Software Interrupts .............................................................................................. 108 11.2.1 Undefined Instruction Interrupt ................................................................... 108 11.2.2 Overflow Interrupt ......................................................................................... 108 11.2.3 BRK Interrupt ................................................................................................. 108 11.2.4 BRK2 Interrupt ............................................................................................... 108 ...
Page 7
DMAC_____________________________________ 135 13.1 Transfer Cycle ...................................................................................................... 142 13.1.1 Effect of Source and Destination Addresses ............................................. 142 13.1.2 Effect of the DS Register .............................................................................. 142 13.1.3 Effect of Software Wait State ....................................................................... 142 ________ 13.1.4 Effect of RDY Signal ..................................................................................... ...
Page 8
Three-Phase Motor Control Timer Functions ____ 182 17. Serial I/O __________________________________ 193 17.1 Clock Synchronous Serial I/O Mode .................................................................. 203 17.1.1 Selecting CLK Polarity Selecting ................................................................ 207 17.1.2 Selecting LSB First or MSB First ................................................................. 207 17.1.3 Continuous Receive ...
Page 9
Functions .............................................................................................................. 261 18.2.1 Resolution Select Function .......................................................................... 261 18.2.2 Sample and Hold Function ........................................................................... 261 18.2.3 Trigger Select Function ................................................................................ 261 18.2.4 DMAC Operating Mode ................................................................................. 261 18.2.5 Extended Analog Input Pins ........................................................................ 262 18.2.6 External Operating Amplifier ...
Page 10
CAN0 Error Interrupt Mask Register (C0EIMKR Register) ...................... 341 23.1.14 CAN0 Error Interrupt Status Register (C0EISTR Register) ..................... 342 23.1.15 CAN0 Error Factor Register (C0EFR Register) ........................................ 343 23.1.16 CAN0 Mode Register (C0MDR Register) ................................................... 344 23.1.17 CAN0 Single-Shot ...
Page 11
Functions to Prevent the Flash Memory from Rewriting ................................. 398 25.2.1 ROM Code Protect Function ........................................................................ 398 25.2.2 ID Code Verify Function ............................................................................... 398 25.3 CPU Rewrite Mode ............................................................................................... 400 25.3.1 EW Mode 0 ..................................................................................................... 400 25.3.2 EW Mode ...
Page 12
Interrupts .............................................................................................................. 477 27.7.1 ISP Setting ..................................................................................................... 477 _______ 27.7.2 NMI Interrupt .................................................................................................. 477 ______ 27.7.3 INT Interrupt .................................................................................................. 477 27.7.4 Watchdog Timer Interrupt ............................................................................ 478 27.7.5 Changing Interrupt Control Register .......................................................... 478 27.7.6 Changing IIOiIR Register (i = ...
Page 13
Quick Reference by Address Address Register 0000 16 0001 16 0002 16 0003 16 0004 Processor Mode Register 0 (PM0) 16 0005 Processor Mode Register 1 (PM1) 16 0006 System Clock Control Register 0 (CM0) 16 0007 System Clock Control ...
Page 14
Quick Reference by Address Address Register 0060 16 0061 16 0062 16 0063 16 0064 16 0065 16 0066 16 0067 16 0068 DMA0 Interrupt Control Register (DM0IC) 16 0069 Timer B5 Interrupt Control Register (TB5IC) 16 006A DMA2 Interrupt ...
Page 15
Quick Reference by Address Address Register 00C0 16 00C1 16 00C2 16 00C3 16 00C4 16 00C5 16 00C6 16 00C7 16 00C8 16 00C9 16 00CA 16 00CB 16 00CC 16 00CD 16 00CE 16 00CF 16 00D0 16 ...
Page 16
Quick Reference by Address Address Register 0120 16 Base Timer Register1 (G1BT) 0121 16 0122 Base Timer Control Register 10 (G1BCR0) 16 0123 Base Timer Control Register 11 (G1BCR1) 16 0124 Time Measurement Prescaler Register 16 (G1TPR6) 16 0125 Time ...
Page 17
Quick Reference by Address Address Register 01E0 CAN0 Message Slot Buffer 0 Standard ID0 (C0SLOT0_0) 16 01E1 CAN0 Message Slot Buffer 0 Standard ID1 (C0SLOT0_1) 16 01E2 CAN0 Message Slot Buffer 0 Extended ID0 (C0SLOT0_2) 16 01E3 CAN0 Message Slot ...
Page 18
Quick Reference by Address Address Register CAN0 Message Slot 9 Control Register (C0MCTL9)/ 0239 16 CAN0 Local Mask Register B Standard ID1 (C0LMBR1) CAN0 Message Slot 10 Control Register (C0MCTL10)/ 355/ 023A 16 CAN0 Local Mask Register B Extended ID0 ...
Page 19
Quick Reference by Address Address Register 02F0 16 02F1 16 02F2 16 02F3 16 02F4 UART4 Special Mode Register 4 (U4SMR4) 16 02F5 UART4 Special Mode Register 3 (U4SMR3) 16 02F6 UART4 Special Mode Register 2 (U4SMR2) 16 02F7 UART4 ...
Page 20
Quick Reference by Address Address Register 0350 16 Timer B0 Register (TB0) 0351 16 0352 16 Timer B1 Register (TB1) 0353 16 0354 16 Timer B2 Register (TB2) 0355 16 0356 Timer A0 Mode Register (TA0MR) 16 0357 Timer A1 ...
Page 21
Quick Reference by Address Address Register 03B0 Function Select Register A0 (PS0) 16 03B1 Function Select Register A1 (PS1) 16 03B2 Function Select Register B0 (PSL0) 16 03B3 Function Select Register B1 (PSL1) 16 03B4 Function Select Register A2 (PS2) ...
Page 22
M32C/84 Group (M32C/84, M32C/84T) SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER 1. Overview The M32C/84 group (M32C/84, M32C/84T) microcomputer is a single-chip control unit that utilizes high- performance silicon gate CMOS technology with the M32C/80 series CPU core. The M32C/84 group (M32C/84, M32C/84T) ...
Page 23
1.2 Performance Overview Tables 1.1 and 1.2 list performance overview of the M32C/84 group (M32C/84, M32C/84T). ...
Page 24
Table 1.2 M32C/84 Group (M32C/84, M32C/84T) Performance (100-Pin Package) Characteristic CPU Basic Instructions Minimum Instruction Execution ...
Page 25
1.3 Block Diagram Figure 1.1 shows a block diagram of the M32C/84 group (M32C/84, M32C/84T) microcomputer. ...
Page 26
1.4 Product Information Table 1.3 lists product information. Figure 1.2 shows the product numbering system. Table ...
Page 27
M30 Figure 1.2 Product Numbering System Page ...
Page 28
1.5 Pin Assignments and Descriptions Figures 1.3 to 1.5 show pin assignments (top view ...
Page 29
Table 1.4 Pin Characteristics for 144-Pin Package Pin Interrupt Control Port Timer Pin No. Pin Pin ...
Page 30
Table 1.4 Pin Characteristics for 144-Pin Package (Continued) Pin Control Interrupt Port No. Pin Pin 49 ...
Page 31
Table 1.4 Pin Characteristics for 144-Pin Package (Continued) Pin Control Interrupt Port Timer Pin No. Pin ...
Page 32
SRxD4 / SDA4 / TxD4 / ANEX1 / CLK4 / ANEX0 / SS4 / RTS4 / CTS4 / TB4 / DA1 / SS3 / RTS3 / CTS3 / TB3 IN ...
Page 33
...
Page 34
Table 1.5 Pin Characteristics for 100-Pin Package Package Control Interrupt Pin No. Port Pin Pin FP ...
Page 35
Table 1.5 Pin Characteristics for 100-Pin Package (Continued) Package Control Interrupt Pin No. Port Pin Pin ...
Page 36
1.6 Pin Description Table 1.6 Pin Description (100-Pin and 144-Pin Packages) Classsfication Symbol I/O Type Power ...
Page 37
Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued) Classsfication Symbol I/O Type Main Clock Input ...
Page 38
Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued) Classsfication Symbol I/O Type V Reference REF ...
Page 39
Table 1.6 Pin Description (144-Pin Package only) (Continued) Classsfication Symbol I/O Type A/D Converter AN15 to ...
Page 40
Central Processing Unit (CPU) Figure 2.1 shows the CPU registers. The register bank is comprised ...
Page 41
2.1 General Registers 2.1.1 Data Registers (R0, R1, R2 and R3) R0, R1, R2 and R3 ...
Page 42
2.1.8.5 Register Bank Select Flag (B) The register bank 0 is selected when the B flag ...
Page 43
Memory Figure 3.1 shows a memory map of the M32C/84 group (M32C/84, M32C/84T). The M32C/84 ...
Page 44
Special Function Registers (SFR) Address Register 0000 16 0001 16 0002 16 0003 16 0004 ...
Page 45
Address Register 0030 16 0031 16 0032 16 0033 16 0034 16 0035 16 0036 16 ...
Page 46
Address 0060 16 0061 16 0062 16 0063 16 0064 16 0065 16 0066 16 0067 ...
Page 47
Address 0090 UART0 Transmit /NACK Interrupt Control Register 16 0091 UART1/UART4 Bus Conflict Detect Interrupt Control ...
Page 48
Address 00C0 16 00C1 16 00C2 16 00C3 16 00C4 16 00C5 16 00C6 16 00C7 ...
Page 49
Address 00F0 Data Compare Register 00 16 00F1 Data Compare Register 01 16 00F2 Data Compare ...
Page 50
Address 0120 16 Base Timer Register 1 0121 16 0122 Base Timer Control Register 10 16 ...
Page 51
Address 0150 16 0151 16 0152 16 0153 16 0154 16 0155 16 0156 16 0157 ...
Page 52
Address 01E0 CAN0 Message Slot Buffer 0 Standard ID0 16 01E1 CAN0 Message Slot Buffer 0 ...
Page 53
Address 0210 16 CAN0 Slot Interrupt Mask Register 0211 16 0212 16 0213 16 0214 CAN0 ...
Page 54
Address CAN0 Message Slot 9 Control Register / 0239 16 CAN0 Local Mask Register B Standard ...
Page 55
Address 02C0 16 X0 Register Y0 Register 02C1 16 02C2 16 X1 Register Y1 Register 02C3 ...
Page 56
Address 02F0 16 02F1 16 02F2 16 02F3 16 02F4 UART4 Special Mode Register 4 16 ...
Page 57
Address 0320 16 0321 16 0322 16 0323 16 0324 UART3 Special Mode Register 4 16 ...
Page 58
Address 0350 16 Timer B0 Register 0351 16 0352 16 Timer B1 Register 0353 16 0354 ...
Page 59
Address 0380 16 A/D0 Register 0 0381 16 0382 16 A/D0 Register 1 0383 16 0384 ...
Page 60
<144-pin Package> Address 03A0 Function Select Register A8 16 03A1 Function Select Register A9 16 03A2 ...
Page 61
<144-pin Package> Address 03D0 Port P14 Register 16 03D1 Port P15 Register 16 03D2 Port P14 ...
Page 62
<100-pin Package> Address 03A0 16 03A1 16 03A2 16 03A3 16 03A4 16 03A5 16 03A6 ...
Page 63
<100-pin Package> Address 03D0 16 03D1 16 03D2 Set default value to " 03D3 ...
Page 64
Reset Hardware reset 1, brown-out detection reset (hardware reset 2), software reset and watchdog timer ...
Page 65
CC2 ( CC1 td(P- more 20 or ...
Page 66
Table 5.1 Pin States while RESET Pin is Held "L" Pin Name CNV SS P0 Input ...
Page 67
When Stop Mode is not Used Vdet4 Vdet3r V CC1 Vdet3 Vdet3s V SS RESET Internal ...
Page 68
5.5 Internal Space Figure 5.4 shows CPU register states after reset. Refer to 4. SFR for ...
Page 69
Voltage Detection Circuit NOTE The voltage detection circuit in M32C/84T cannot be used. However, the ...
Page 70
Watchdog Timer Control Register NOTES: 1. The WDC5 bit ...
Page 71
Voltage Detection Register ...
Page 72
Low Voltage Detection Interrupt Register NOTES: 1. Set the ...
Page 73
6.1 Low Voltage Detection Interrupt If the D40 bit in the D4INT register is set to ...
Page 74
Low Voltage Detection Circuit CPU VC27 bit Clock VC13 V CC1 + Noise V Rejection - ...
Page 75
6.1.1 Limitations on Exiting Stop/Wait Mode The low voltage detection interrupt is generated and the microcomputer ...
Page 76
Processor Mode NOTE Use M32C/84T in single-chip mode only. M32C/84T cannot be used in memory ...
Page 77
7.2 Setting of Processor Mode The CNV pin state and the PM01 and PM00 bit settings ...
Page 78
Processor Mode Register NOTES: 1. Rewrite the ...
Page 79
Processor Mode Register NOTES: 1. Rewrite ...
Page 80
Figure 7.3 Memory Map in Each Processor Mode Page ...
Page 81
Bus In memory expansion mode or microprocessor mode, some pins function as bus control pins ...
Page 82
8.1.1 Selecting External Address Bus The number of externally-output address buses, the number of chip-select signals ...
Page 83
Table 8.2 Processor Mode and Port Function Single- Processor Chip Mode Mode PM05 to Access CS1 ...
Page 84
8.2 Bus Control Signals, required to access external devices, are provided and software wait states are ...
Page 85
Example 1: When the microcomputer accesses the external space j specified by another chip-select signal in ...
Page 86
8.2.3 Read and Write Signals When using a16-bit data bus, the PM02 bit in the PM0 ...
Page 87
8.2.4 Bus Timing Bus cycle for the internal ROM and internal RAM is basically one BCLK ...
Page 88
Table 8.5 Software Wait State and Bus Cycle ...
Page 89
• Bus Cycle bus cycle = 2 BCLK Address ( ...
Page 90
• Bus Cycle BCLK Address ( Data (Read) RD Data (Write) ...
Page 91
• Bus Cycle Data (Read) Data (Write) WR, WRL, WRH • Bus Cycle ...
Page 92
• Bus Cycle bus cycle = 4 BCLK ( Data ...
Page 93
• Bus Cycle Data (Read) Data (Write) WR (WRL) • Bus Cycle 3 ...
Page 94
8.2.4.1 Bus Cycle with Recovery Cycle Added The EWCRi06 bit in the EWCRi register (i=0 to ...
Page 95
8.2.5 ALE Signal The ALE signal latches an address of the multiplexed bus. Latch an address ...
Page 96
(1) Separate Bus with 2 Wait States 1st cycle BCLK RD ( (i=0 to ...
Page 97
_________ 8.2.7 HOLD Signal __________ The HOLD signal transfers bus privileges from the CPU to external ...
Page 98
8.3 Page Mode Control Function NOTE The page mode control function can be used in the ...
Page 99
Page Mode Wait Control Register NOTES: 1. When ...
Page 100
Page Mode Wait Control Register NOTES: 1. When ...
Page 101
Figure 8.15 External Bus with Page Mode Control Function Page ...
Page 102
Clock Generation Circuit 9.1 Types of the Clock Generation Circuit Four circuits are included to ...
Page 103
Figure 9.1 Clock Generation Circuit ...
Page 104
System Clock Control Register NOTES: 1. Rewrite the ...
Page 105
System Clock Control Register ...
Page 106
Main Clock Division Register NOTES: 1. Rewrite the MCD ...
Page 107
Oscillation Stop Detection Register NOTES: ...
Page 108
Count Source Prescaler Register NOTES: 1. Rewrite the CNT3 ...
Page 109
PLL Control Register NOTES: 1. Rewrite ...
Page 110
Processor Mode Register NOTES: 1. Rewrite the ...
Page 111
9.1.1 Main Clock Main clock oscillation circuit generates the main clock. The main clock becomes clock ...
Page 112
9.1.2 Sub Clock Sub clock oscillation circuit generates the sub clock. The sub clock becomes clock ...
Page 113
9.1.3 On-Chip Oscillator Clock On-chip oscillator generates the on-chip oscillator clock. The 1-MHz on-chip oscillator clock ...
Page 114
"01000 (main clock as CPU clock source) Figure 9.11 Switching Procedure from On-chip Oscillator ...
Page 115
9.1.4 PLL Clock The PLL frequency synthesizer generates the PLL clock based on the main clock. ...
Page 116
9.2 CPU Clock and BCLK The CPU operating clock is referred to as the CPU clock. ...
Page 117
9.3.3 f C32 f is the sub clock divided by 32. f C32 when the sub ...
Page 118
9.5 Power Consumption Control Normal operating mode, wait mode and stop mode are provided as the ...
Page 119
Switch the CPU clock after the clock to be switched to stabilize. Sub clock oscillation will ...
Page 120
9.5.2.3 Pin Status in Wait Mode Table 9.7 lists pin states in wait mode. Table 9.7 ...
Page 121
Table 9.8 Interrupts to Exit Wait Mode ...
Page 122
9.5.3.1 Entering Stop Mode Stop mode is entered when setting the CM10 bit in the CM10 ...
Page 123
9.5.3.2 Exiting Stop Mode Stop mode is exited by the hardware reset, NMI interrupt or peripheral ...
Page 124
All oscillation is stopped CM10=1 Stop Mode Interrupt Stop Mode CM10=1 (Note 2) NOTES: 1. See ...
Page 125
Figure 9.14 Status Transition ...
Page 126
9.6 System Clock Protect Function The system clock protect function prohibits the CPU clock from changing ...
Page 127
10. Protection The protection function protects important registers from being easily overwritten when a program runs ...
Page 128
11. Interrupts 11.1 Types of Interrupts Figure 11.1 shows types of interrupts. Software (Non-Maskable Interrupt) Interrupt ...
Page 129
11.2 Software Interrupts Software interrupt occurs when an instruction is executed. The software interrupts are non-maskable ...
Page 130
11.3 Hardware Interrupts Special interrupts and peripheral function interrupts are available as hardware interrupts. 11.3.1 Special ...
Page 131
11.4 High-Speed Interrupt The high-speed interrupt executes an interrupt sequence in five cycles and returns from ...
Page 132
11.5.1 Fixed Vector Tables The fixed vector tables are allocated addresses FFFFDC tables. Refer to 25.2 ...
Page 133
Table 11.2 Relocatable Vector Tables Interrupt Generated by (2) BRK Instruction Reserved Space DMA0 DMA1 DMA2 ...
Page 134
Table 11.2 Relocatable Vector Tables (Continued) Interrupt Generated by Bus Conflict Detect, Start Condition Detect, +156 ...
Page 135
11.6 Interrupt Request Acknowledgement Software interrupts and special interrupts occur when conditions to generate an interrupt ...
Page 136
Interrupt Control Register NOTES: 1. The BCN0IC register shares ...
Page 137
Interrupt Control Register NOTES: 1. When a 16-bit data ...
Page 138
Exit Priority Register NOTES: 1. The microcomputer exits stop ...
Page 139
11.6.3 Interrupt Sequence The interrupt sequence is performed between an interrupt request acknowledgment and interrupt routine ...
Page 140
11.6.4 Interrupt Response Time Figure 11.6 shows an interrupt response time. Interrupt response time is the ...
Page 141
Table 11.4 Interrupt Sequence Execution Time Interrupt Peripheral Function INT Instruction _______ NMI Watchdog Timer Undefined ...
Page 142
11.6.6 Saving a Register In the interrupt sequence, the FLG register and PC are saved to ...
Page 143
11.6.8 Interrupt Priority If two or more interrupt requests are existed at the same sampling points ...
Page 144
Hig Each Interrupt Priority Level h DMA0 DMA1 DMA2 DMA3 Timer A0 Timer A1 Timer A2 ...
Page 145
______ 11.7 INT Interrupt External input generates the INTi interrupt ( 5). The ...
Page 146
______ (1) 11.8 NMI Interrupt ______ The NMI interrupt occurs when a signal applied to the ...
Page 147
11.10 Address Match Interrupt The address match interrupt occurs immediately before executing an instruction that is ...
Page 148
11.11 Intelligent I/O Interrupt and CAN Interrupt The intelligent I/O interrupt and CAN interrupt are assigned ...
Page 149
The CAN0j (j interrupt is provided as the CAN interrupt. The following registers are ...
Page 150
Interrupt Request Register NOTES: 1. See table below ...
Page 151
Interrupt Enable Register NOTES: 1. See table below ...
Page 152
12. Watchdog Timer The watchdog timer monitors the program executions and detects defective program. It allows ...
Page 153
Watchdog Timer Control Register NOTES: 1. The WDC5 ...
Page 154
System Clock Control Register NOTES: 1. Rewrite the ...
Page 155
12.1 Count Source Protection Mode In count source protection mode, the on-chip oscillator clock is used ...
Page 156
13. DMAC This microcomputer contains four DMAC (direct memory access controller) channels that allow data to ...
Page 157
DMAC starts a data transfer by setting the DSR bit in the DMiSL register (i=0 to ...
Page 158
DMAi Request Source Select Register NOTES: 1. Change the ...
Page 159
Table 13.2 DMiSL Register ( Function Setting Value ...
Page 160
DMA Mode Register NOTES: 1. Use the LDC ...
Page 161
DMAi Transfer Count Register b15 b8 b7 NOTES: 1. When the DCTi register is set to ...
Page 162
DMAi Memory Address Register b23 b16 b15 NOTES: 1. When the RWk bit (k ...
Page 163
13.1 Transfer Cycle Transfer cycle contains a bus cycle to read data from a memory or ...
Page 164
(1) When 8-bit data is transferred or when 16-bit data is transferred with a 16-bit data ...
Page 165
13.2 DMAC Transfer Cycle The number of DMAC transfer cycle can be calculated as follows. Any ...
Page 166
When DMA transfer request signals by external source are applied to INT0 and INT1 simultaneously and ...
Page 167
14. DMAC II DMAC II performs memory-to-memory transfer, immediate data transfer and calculation transfer, which transfers ...
Page 168
Exit Priority Register NOTES: 1. The microcomputer exits stop ...
Page 169
14.1.2 DMAC II Index The DMAC II index is a data table which comprises 8 to ...
Page 170
Table 14.2 DMAC II Index Configuration in Transfer Mode Memory-to-Memory Transfer Transfer Data /Immediate Data Transfer ...
Page 171
14.1.3 Interrupt Control Register for the Peripheral Function For the peripheral function interrupt activating DMAC II, ...
Page 172
14.3.2 Immediate Data Transfer DMAC II transfers immediate data to any memory location. A fixed or ...
Page 173
14.6 Chained Transfer The CHAIN bit in MOD selects the chained transfer. The following process initiates ...
Page 174
14.8 Execution Time DMAC II execution cycle is calculated by the following equations: Multiple transfers: t ...
Page 175
15. Timer The microcomputer has eleven 16-bit timers. Five timers A and six timers B have ...
Page 176
C32 TCK1 to TCK0 TB0 ...
Page 177
15.1 Timer A Figure 15.3 shows a block diagram of the timer A. Figures 15.4 to ...
Page 178
Timer Ai Register b15 ...
Page 179
Timer Ai Mode Register Count Start Flag b7 ...
Page 180
(1) Up/Down Flag NOTES: 1. Use the MOV instruction ...
Page 181
Trigger Select Register NOTES: 1. Overflow or underflow Count ...
Page 182
Table 15.1 Pin Settings for Output from TAi Pin PS1, PS2 Registers OUT (1) P7 /TA0 ...
Page 183
15.1.1 Timer Mode In timer mode, the timer counts an internally generated count source (see Table ...
Page 184
Timer Ai Mode Register NOTES ...
Page 185
15.1.2 Event Counter Mode In event counter mode, the timer counts how many external signals are ...
Page 186
Table 15.5 Event Counter Mode Specifications (When Processing Two-phase Pulse Signal on Timer A2, A3 and ...
Page 187
Timer Ai Mode Register NOTES: 1. ...
Page 188
15.1.2.1 Counter Reset by Two-Phase Pulse Signal Processing Z-phase input resets the timer counter when processing ...
Page 189
15.1.3 One-Shot Timer Mode In one-shot timer mode, the timer operates only once for each trigger ...
Page 190
Timer Ai Mode Register NOTES: 1. ...
Page 191
15.1.4 Pulse Width Modulation Mode In pulse width modulation mode, the timer outputs pulse of desired ...
Page 192
Timer Ai Mode Register NOTES: 1. MR1 ...
Page 193
When the reload register is set to "0003 of a signal applied to the TAi Count ...
Page 194
15.2 Timer B Figure 15.16 shows a block diagram of the timer B. Figures 15.17 to ...
Page 195
Timer Bi Mode Register NOTES: 1. Only MR2 bits ...
Page 196
Timer B3, B4,B5 Count Start Flag Figure 15.19 TBSR ...
Page 197
15.2.1 Timer Mode In timer mode, the timer counts an internally generated count source (see Table ...
Page 198
15.2.2 Event Counter Mode In event counter mode, the timer counts how many external signals are ...
Page 199
Timer Bi Mode Register NOTES: 1. ...
Page 200
15.2.3 Pulse Period/Pulse Width Measurement Mode In pulse period/pulse width measurement mode, the timer measures pulse ...