MPC99J93 Integrated Device Technology, Inc., MPC99J93 Datasheet

no-image

MPC99J93

Manufacturer Part Number
MPC99J93
Description
Manufacturer
Integrated Device Technology, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC99J93
Manufacturer:
FREESCALE
Quantity:
288
Part Number:
MPC99J93AC
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
MPC99J93ACR2
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
MPC99J93FA
Manufacturer:
AMG
Quantity:
5 000
Part Number:
MPC99J93FA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
IDT™ Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
Intelligent Dynamic Clock Switch
(IDCS) PLL Clock Driver
Freescale Semiconductor
Technical Data
© Freescale Semiconductor, Inc., 2005. All rights reserved.
Intelligent Dynamic Clock Switch
(IDCS) PLL Clock Driver
tree designs. The device receives two differential LVPECL clock signals from
which it generates 5 new differential LVPECL clock outputs. Two of the output
pairs regenerate the input signals frequency and phase while the other three
pairs generate 2x, phase aligned clock outputs.
Features
Functional Description
monitors both input CLK signals. Upon detection of a failure (CLK stuck HIGH or
LOW for at least 1 period), the INP_BAD for that CLK will be latched (H). If that
CLK is the primary clock, the IDCS will switch to the good secondary clock and
phase/frequency alignment will occur with minimal output phase disturbance.
The typical phase bump caused by a failed clock is eliminated. (See Application
Information section).
The MPC99J93 is a PLL clock driver designed specifically for redundant clock
The MPC99J93 Intelligent Dynamic Clock Switch (IDCS) circuit continuously
32-Lead Pb-Free Package Available
Fully Integrated PLL
Intelligent Dynamic Clock Switch
LVPECL Clock Outputs
LVCMOS Control I/O
3.3 V Operation
32-Lead LQFP Packaging
Man_Override
Clk_Selected
Alarm_Reset
Inp1bad
Inp0bad
PLL_En
Sel_Clk
Ext_FB
Ext_FB
DYNAMIC
SWITCH
CLK0
CLK0
CLK1
CLK1
LOGIC
MR
OR
Figure 1. Block Diagram
200 – 360 MHz
1
PLL
÷2
÷4
INTELLIGENT DYNAMIC
32-LEAD LQFP PACKAGE
32-LEAD LQFP PACKAGE
PLL CLOCK DRIVER
MPC99J93
Pb-FREE PACKAGE
CLOCK SWITCH
CASE 873A-03
CASE 873A-03
FA SUFFIX
AC SUFFIX
Qb0
Qb0
Qb1
Qb1
Qb2
Qb2
Qa0
Qa0
Qa1
Qa1
DATA SHEET
Rev 3, 05/2005
MPC99J93
MPC99J93
MPC99J93

Related parts for MPC99J93

MPC99J93 Summary of contents

Page 1

... Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver (IDCS) PLL Clock Driver The MPC99J93 is a PLL clock driver designed specifically for redundant clock tree designs. The device receives two differential LVPECL clock signals from which it generates 5 new differential LVPECL clock outputs. Two of the output pairs regenerate the input signals frequency and phase while the other three pairs generate 2x, phase aligned clock outputs ...

Page 2

... Q outputs LOW. Asynchronous to the clock (50kΩ pullup) PLL power supply Digital power supply PLL ground Digital ground Inp0bad 14 Inp1bad 13 Clk_Selected 12 GND 11 Ext_FB 10 Ext_FB 9 GND 7 8 Pin Definition Advanced Clock Drivers Devices Freescale Semiconductor NETCOM MPC99J93 ...

Page 3

... AN1545 for more information). The device AC and DC parameters are specified up to 110°C junction temperature allowing the MPC99J93 to be used in applications requiring industrial temperature range recommended that users of the MPC99J93 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application. IDT™ ...

Page 4

... GND - 0. 1.3 V Differential operation V –0.3 V Differential operation CC ±100 µ GND IN CC Termination 50 Ω –0. Termination 50 Ω –1. 180 mA GND pins pin CC_PLL (DC) CMR Advanced Clock Drivers Devices Freescale Semiconductor MPC99J93 ...

Page 5

... MHz 90 MHz PLL locked 180 MHz 75 % +0.17 ns PLL_EN = 1 1.8 ns PLL_EN = 0 1 –0 200 400 ps 100 200 0.70 ns 20% to 80% ÷ FB ref VCO (AC) CMR (AC) impacts the SPO, device and part-to-part PP MPC99J93 MPC99J93 5 ...

Page 6

... Hot insertion and withdrawal In PECL applications, a powered up driver will experience a low impedance path through an MPC99J93 input to its powered down V pins. In this case, a 100 ohm series CC resistance should be used in front of the input pins to limit the driver current ...

Page 7

... EXACT SHAPE OF EACH CORNER IS OPTIONAL. 8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1-mm AND 0.25-mm FROM THE LEAD TIP. MILLIMETERS DIM MIN MAX A 1.40 1.60 A1 0.05 0. 1.35 1.45 b 0.30 0.45 b1 0.30 0.40 c 0.09 0.20 c1 0.09 0.16 D 9.00 BSC D1 7.00 BSC e 0.80 BSC E 9.00 BSC E1 7.00 BSC L 0.50 0.70 L1 1.00 REF q 0˚ 7˚ REF R1 0.08 0.20 R2 0.08 --- S 0.20 REF MPC99J93 NETCOM MPC99J93 7 ...

Page 8

... MPC92459 MPC99J93 PART NUMBERS 900 MHz Low Voltage LVDS Clock Synthesizer Intelligent Dynamic Clock Switch (IDCS) PLL Clock Driver INSERT PRODUCT NAME AND DOCUMENT TITLE Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc ...

Related keywords