EP1K50FC256 Altera Corporation, EP1K50FC256 Datasheet

Page 1

... Device Features Feature Typical gates Maximum system gates Logic elements (LEs) EABs Total RAM bits Maximum user I/O pins Altera Corporation A-DS-ACEX-3.1 Programmable Logic Device Family ® Programmable logic devices (PLDs), providing low cost system-on-a-programmable-chip (SOPC) integration in a single device – ...

Page 2

... Individual tri-state output enable control for each pin – Open-drain option on each I/O pin – Programmable output slew-rate control to reduce switching noise – Clamp to V user-selectable on a pin-by-pin basis CCIO – Supports hot-socketing TM options for reduced clock delay, Altera Corporation ...

Page 3

... Area (mm ) 256 Length × width 16 × 16 (mm × mm) Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet I Software design support and automatic place-and-route provided by Altera development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations I Flexible package options are available in 100 to 484 pins, including ...

Page 4

... Resources Used LEs EABs 592 Performance Speed Grade -1 -2 285 232 185 285 232 185 3.5 4.5 156 131 278 196 143 185 143 111 Altera Corporation Units -3 MHz MHz 6 MHz MHz MHz ...

Page 5

... Fast Fourier transform (FFT) function a16450 universal asynchronous receiver/transmitter (UART) Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Table 5 shows ACEX 1K device performance for more complex designs. These designs are available as Altera MegaCore LEs ...

Page 6

... When implementing logic, each EAB can contribute 100 to 600 gates towards complex logic functions such as multipliers, microcontrollers, state machines, and DSP functions. EABs can be used independently, or multiple EABs can be combined to implement larger functions. MAX+PLUS II Programmable Logic and the Quartus Programmable Sheet. Altera Corporation ...

Page 7

... Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet The logic array consists of logic array blocks (LABs). Each LAB contains eight LEs and a local interconnect consists of a 4-input LUT, a programmable flipflop, and dedicated signal paths for carry and cascade functions. The eight LEs can be used to create medium-sized blocks of logic— ...

Page 8

... IOE IOE IOE IOE IOE Logic Array Logic Array Block (LAB) IOE IOE Local Interconnect IOE IOE IOE Altera Corporation Logic Element (LE) ...

Page 9

... Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Embedded Array Block The EAB is a flexible block of RAM, with registers on the input and output ports, that is used to implement common gate array megafunctions. Because it is large and flexible, the EAB is suitable for functions such as multipliers, vector scalars, and error correction circuits ...

Page 10

... Data In 1,024 × 4 2,048 × 2 Data Out D Q ENA Read Address Q Write Address Read Enable Q Write Enable Multiplexers allow read address and read enable registers to be clocked by inclock or outclock signals. Column Interconnect 16, 32 Figure 3. The Figure 4). Altera Corporation ...

Page 11

... Dedicated Clocks 2 EAB Local Interconnect (1) Note: (1) EP1K10, EP1K30, and EP1K50 devices have 88 EAB local interconnect channels; EP1K100 devices have 104 EAB local interconnect channels. Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Port A Port B address_a[] address_b[] data_a[] data_b[] we_a clkena_a ...

Page 12

... RAM blocks can be combined to form a 256 × 32 block, and two 512 × 8 RAM blocks can be combined to form a 512 × 16 block. Figure 6 shows examples of multiple EAB combination. 256 × 32 Figure 5 shows the ACEX 1K 2,048 × 2 1,024 × 4 512 × 16 512 × 8 512 × 8 Altera Corporation ...

Page 13

... Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet If necessary, all EABs in a device can be cascaded to form a single RAM block. EABs can be cascaded to form RAM blocks 2,048 words without impacting timing. Altera software automatically combines EABs to meet a designer’s RAM specifications. ...

Page 14

... EP1K10, EP1K30, and EP1K50 devices have 30 LAB local interconnect channels; EP1K100 devices have 34. 14 Dedicated Inputs & Global Signals Row Interconnect 6 4 Carry-In & Cascade- LE1 4 LE2 4 LE3 4 LE4 4 LE5 4 LE6 4 LE7 4 LE8 Carry-Out & Cascade-Out Altera Corporation See Figure 13 for details. Column-to-Row Interconnect Column Interconnect ...

Page 15

... Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Each LAB provides four control signals with programmable inversion that can be used in all eight LEs. Two of these signals can be used as clocks, the other two can be used for clear/preset control. The LAB clocks can be driven by the dedicated clock input pins, global signals, I/O signals, or internal signals via the LAB local interconnect ...

Page 16

... LAB and all LABs in the same row. Intensive use of carry and cascade chains can reduce routing flexibility. Therefore, the use of these chains should be limited to speed-critical portions of a design. Register Bypass Programmable Register PRN D Q ENA CLRN Altera Corporation To FastTrack Interconnect To LAB Local Interconnect ...

Page 17

... Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Carry Chain The carry chain provides a very fast (as low as 0.2 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain ...

Page 18

... ACEX 1K Programmable Logic Device Family Data Sheet 18 Figure 9. ACEX 1K Carry Chain Operation (n-Bit Full Adder) Carry-In a1 LUT b1 Carry Chain a2 LUT b2 Carry Chain a n LUT b n Carry Chain LUT Carry Chain s1 Register LE1 Register s2 LE2 s n Register LE n Register Carry-Out Altera Corporation ...

Page 19

... Figure 10. ACEX 1K Cascade Chain Operation AND Cascade Chain d[3..0] d[7..4] d[(4 n – 1)..(4 n – 4)] Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Cascade Chain With the cascade chain, the ACEX 1K architecture can implement functions that have a very wide fan-in. Adjacent LUTs can be used to compute portions of the function in parallel ...

Page 20

... LE operating mode for optimal performance. The architecture provides a synchronous clock enable to the register in all four modes. The Altera software can set DATA1 to enable the register synchronously, providing easy implementation of fully synchronous designs. Figure 11 shows the ACEX 1K LE operating modes. Altera Corporation ...

Page 21

... Up/Down Counter Mode Carry-In data1 (ena) data2 (u/d) data3 (data) data4 (nload) Clearable Counter Mode Carry-In data1 (ena) data2 (nclr) data3 (data) data4 (nload) Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Cascade-In LUT Cascade-Out Cascade-In LUT LUT Cascade-Out Carry-Out Cascade-In 3-Input ...

Page 22

... Two 3-input LUTs are used; one generates the counter data, and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading. Data can also be loaded asynchronously with the clear and preset register control signals without using the LUT resources. Altera Corporation ...

Page 23

... Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Clearable Counter Mode The clearable counter mode is similar to the up/down counter mode, but it supports a synchronous clear instead of the up/down control. The clear function is substituted for the cascade-in signal in the up/down counter mode. Two 3-input LUTs are used; one generates the counter data, and the other generates the fast carry bit ...

Page 24

... Chip-Wide Reset Figure 12 Asynchronous Preset & Clear labctrl1 PRN D Q labctrl2 Chip-Wide Reset CLRN Asynchronous Load without Clear or Preset NOT labctrl1 (Asynchronous Load) data3 (Data) NOT Chip-Wide Reset PRN D Q CLRN shows examples PRN D Q CLRN PRN D Q CLRN Altera Corporation ...

Page 25

... Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Asynchronous Clear The flipflop can be cleared by either LABCTRL1 or LABCTRL2. In this mode, the preset signal is tied to VCC to deactivate it. Asynchronous Preset An asynchronous preset is implemented as an asynchronous load, or with an asynchronous clear. If DATA3 is tied to VCC, asserting LABCTRL1 asynchronously loads a one into the register ...

Page 26

... LABs. For example one LAB can drive the row and column channels normally driven by a particular LE in the adjacent LAB in the same row, and vice versa. This flexibility enables routing resources to be used more efficiently. Figure 13 shows the ACEX 1K LAB. Altera Corporation ...

Page 27

... Figure 13. ACEX 1K LAB Connections to Row & Column Interconnect Row Channels Each LE can drive two row channels Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet At each intersection, six row channels can drive column channels. Each LE can switch interconnect access with the adjacent LAB ...

Page 28

... Each LAB is labeled according to its location: a letter represents the row and a number represents the column. For example, LAB row B, column 3. Channels per Columns Row 144 24 216 36 216 36 312 52 Altera Corporation Channels per Column ...

Page 29

... Figure 14. ACEX 1K Interconnect Resources I/O Element (IOE) IOE IOE Row LAB Interconnect A1 Column Interconnect IOE IOE LAB B1 Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet IOE IOE IOE IOE LAB A2 LAB B2 IOE IOE IOE IOE I/O Element An IOE contains a bidirectional I/O buffer and a register that can be used ...

Page 30

... VCC Chip-Wide VCC OE[7..0] Programmable Delay VCC CLK[1..0] CLK[3..2] VCC ENA[5..0] VCC CLRN[1..0] Chip-Wide VCC Chip-Wide OE Register D Q ENA CLRN Reset Chip-Wide Output Enable Output Register D Q ENA Open-Drain CLRN Output Slew-Rate Control Reset Input Register D Q ENA CLRN Reset Altera Corporation ...

Page 31

... Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet On all ACEX 1K devices, the input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time or turn it off to minimize setup time ...

Page 32

... EP1K30 EP1K50 Row A Row A Row B Row B Row C Row D Row D Row F Row E Row H Row F Row J Row A Row A Row B Row C Row C Row E Row D Row G Row E Row I Row F Row J EP1K100 Row A Row C Row E Row L Row I Row K Row F Row D Row B Row H Row J Row G Altera Corporation ...

Page 33

... Up to eight IOEs connect to each side of each row channel (see Figure 16. ACEX 1K Row-to-IOE Connections Row FastTrack Interconnect n Note: (1) The values for m and n are shown in Table 8 Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Figure Note ( Each IOE is driven by an m-to-1 multiplexer. ...

Page 34

... Table 9 lists the ACEX 1K column-to-IOE interconnect resources. Table 9. ACEX 1K Column-to-IOE Interconnect Resources Device Channels per Column (n) Column Channels per Pin (m) EP1K10 EP1K30 EP1K50 EP1K100 Note (1) Each IOE is driven by a m-to-1 multiplexer IOE1 m IOE1 m Table Altera Corporation ...

Page 35

... SameFrame Pin-Outs Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet ACEX 1K devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball- count packages form a subset of the higher-ball-count packages. ...

Page 36

... The dedicated clock pin (GCLK1) supplies the clock to the ClockLock and ClockBoost circuitry. When the dedicated clock pin is driving the ClockLock or ClockBoost circuitry, it cannot drive elsewhere in the device. 256-Pin FineLine BGA 484-Pin FineLine BGA (1) ( Altera Corporation ...

Page 37

... The t parameter refers to the nominal input clock period; the t I period. Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet For designs that require both a multiplied and non-multiplied clock, the clock trace on the board can be connected to the GCLK1 pin. In the Altera software, the GCLK1 pin can feed both the ClockLock and ClockBoost circuitry in the ACEX 1K device ...

Page 38

... Duty cycle for ClockLock or ClockBoost- OUTDUTY generated clock 38 and 12 summarize the ClockLock and ClockBoost parameters Condition t <100 INCLKSTB t < 50 INCLKSTB Min Typ Max Unit 180 MHz 16 90 MHz 25,000 PPM (2) 100 10 250 (4) 200 ( Altera Corporation µ ...

Page 39

... The t specification is measured under long-term observation. The maximum value for t JITTER t is lower than 50 ps. INCLKSTB I/O Configuration Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Condition t INCLKSTB t INCLKSTB value is less than the time required for configuration. LOCK This section discusses the PCI pull-up clamping diode option, slew-rate control, open-drain output option, and MultiVolt I/O interface for ACEX 1K devices ...

Page 40

... The ACEX 1K device architecture supports the MultiVolt I/O interface feature, which allows ACEX 1K devices in all packages to interface with systems of differing supply voltages. These devices have one set of V pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO). is CCIO is 2 pin CCIO CC Altera Corporation ...

Page 41

... Power Sequencing & Hot-Socketing Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet The VCCINT pins must always be connected to a 2.5-V power supply. With a 2.5-V V level, input voltages are compatible with 2.5-V, 3.3-V, and CCINT 5.0-V inputs. The VCCIO pins can be connected to either a 2.5-V or 3.3-V power supply, depending on the output requirements. When the VCCIO pins are connected ...

Page 42

... IDCODE information for ACEX 1K devices. Table 15. ACEX 1K Boundary-Scan Register Length Device EP1K10 EP1K30 EP1K50 EP1K100 TM Standard Test and 14. Description Boundary-Scan Register Length 438 690 798 1,050 Tables 15 and 16 Altera Corporation ...

Page 43

... Notes to tables: (1) The most significant bit (MSB the left. (2) The least significant bit (LSB) for all JTAG IDCODEs Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Note (1) IDCODE (32 Bits) Part Number (16 Bits) 0001 0000 0001 0000 0001 0000 0011 0000 ...

Page 44

... Update register clock to output JSCO t Update register high impedance to valid output JSZX t Update register valid output to high impedance JSXZ t JPH t JPXZ t JSXZ Parameter Min Max Unit 100 Altera Corporation ...

Page 45

... Ambient temperature AMB T Junction temperature J Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Each ACEX 1K device is functionally tested. Complete testing of each configurable static random access memory (SRAM) bit and all logic functionality ensures 100% yield. AC test measurements for ACEX 1K devices are made under conditions equivalent to those shown in Figure 21 ...

Page 46

... V CCIO 0 70 – –40 100 40 40 Notes (6), (7) Typ Max 5.75 (8) CCIO 0.8, 0.3 × V (8) CCIO 2.4 – 0.2 CCIO 2.1 2.0 1.7 Altera Corporation Unit ° C ° C ° C ° Unit ...

Page 47

... Input pin leakage current I I Tri-stated I/O pin leakage OZ current I V supply current (standby) CC0 CC R Value of I/O pin pull-up CONF resistor before and during configuration Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Conditions Min DC 3.00 V (10) CCIO I = 0 3.00 V ...

Page 48

... 1.0 MHz 1.0 MHz 1.0 MHz OUT Sheet. must rise monotonically 2.5 V, and 3.3 V. CCINT CCIO Min Max and V CCINT CCIO and V meet the relationship CCIO CCINT by an external source. CCIO Altera Corporation Unit are ...

Page 49

... Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Figure 22 shows the required relationship between V satisfy 3.3-V PCI compliance. Figure 22. Relationship between V 2.7 V (V) CCINT II 2.5 2.3 3.0 Figure 23 shows the typical output drive characteristics of ACEX 1K devices with 3.3-V and 2.5-V V 3.3-V PCI Local Bus Specification, Revision 2.2 (when VCCIO pins are connected to 3 ...

Page 50

... The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis Output Voltage ( LUT ) 2.5 V CCINT V = 3.3 V CCIO Room Temperature Altera Corporation ...

Page 51

... Figure 24. ACEX 1K Device Timing Model Dedicated Clock/Input Figure 25. ACEX 1K Device LE Timing Model Carry-In Data-In Control-In Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Figure 24 shows the overall timing model, which maps the possible paths to and from the various elements of the ACEX 1K device. Interconnect Logic ...

Page 52

... EABCL WASU t WAH RASU t RAH Output Delays Delays t IOCO t OD1 t IOCOMB t OD2 t IOSU t OD3 t IOH IOCLR t ZX1 t ZX2 t ZX3 t INREG Output Register EAB Output Delays Delay t t EABCO EABOUT t EABBYPASS t EABSU t EABH t EABCH t EABCL Data-Out Altera Corporation ...

Page 53

... Clock Figure 29. EAB Asynchronous Timing Waveforms EAB Asynchronous Read WE Address a0 Data-Out d0 EAB Asynchronous Write WE Data-In t EABWASU a0 Address Data-Out Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet OE Register PRN D Q CLRN Output Register PRN D Q CLRN Input Register PRN D Q CLRN ...

Page 54

... LE register feedback to carry-out delay CGENR EABDATAH t EABDATACO din2 a2 t EABDATAH t EABDATASU t EABWCREG dout0 dout1 Tables 22 through 26 describe the ACEX 1K device internal timing parameters. Note (1) Parameter a2 t EABRCREG d1 din3 a3 t EABWEH t EABDATACO din1 din2 din3 Altera Corporation din2 Conditions ...

Page 55

... IOE output buffer enable delay, slow slew rate = on ZX3 t IOE input pad and buffer to IOE register delay INREG t IOE register feedback delay IOFD t IOE input pad and buffer to FastTrack Interconnect delay INCOMB Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Note (1) Parameter Note (1) Parameter = 3.3 V CCIO = 2.5 V CCIO = 3.3 V CCIO = 2 ...

Page 56

... Address setup time before rising edge of read pulse RASU t Address hold time after falling edge of read pulse RAH t Write enable to data output valid delay WO t Data-in to data-out valid delay DD t Data-out delay EABOUT t Clock high time EABCH t Clock low time EABCL 56 Note (1) Parameter Conditions (5) (5) (5) (5) Altera Corporation ...

Page 57

... EAB address setup time before rising edge of write pulse when not using EABWASU input registers t EAB address hold time after falling edge of write pulse when not using input EABWAH registers t EAB write enable to data output valid delay EABWO Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Notes (1), (6) Parameter Conditions 57 ...

Page 58

... These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance. 58 Note (1) Parameter = 3.3 V ± 10% for commercial or industrial use in ACEX 1K devices = 2.5 V ± 5% for commercial or industrial use in ACEX 1K devices 3.3 V. Conditions (7) (7) (7) (7) (7) (7) (7) (7) (7) (7) (7) Altera Corporation ...

Page 59

... These timing parameters are sample-tested only. (4) This parameter is measured with the measurement and test conditions, including load, specified in the PCI Local Bus Specification, Revision 2.2. Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Tables 27 through 29 describe the ACEX 1K external timing parameters and their symbols ...

Page 60

... Tables 30 through 36 show EP1K10 device internal and external timing parameters. All timing specifications for EP1K10 are preliminary. Speed Grade -1 -2 Max Min 0.7 0.5 0.6 0.4 0.9 0.1 0.4 0.1 0.7 1.1 0.5 0.4 0.8 1.0 0.8 0.9 2.5 2.5 Notes (1), (2) -3 Max Min Max 0.8 1.1 0.6 0.8 0.7 1.0 0.4 0.5 1.0 1.3 0.1 0.2 0.5 0.7 0.1 0.2 0.9 1.1 1.3 1.7 0.7 0.9 0.5 0.7 1.0 1.1 1.0 1.4 1.0 1.4 2.5 2.5 Unit Altera Corporation ...

Page 61

... Table 31. EP1K10 Device IOE Timing Microparameters Symbol Min t IOD t IOC t IOCO t IOCOMB t 1.3 IOSU t 0.9 IOH t IOCLR t OD1 t OD2 t OD3 ZX1 t ZX2 t ZX3 t INREG t IOFD t INCOMB Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 2.6 0.3 0.9 0.0 1.5 1.0 1.1 3.1 2.6 5.8 3.8 3.8 3.3 6.5 3.7 0.9 1.9 Note (1), (2) -3 Min Max 3.1 4.0 0.4 0.5 1.0 1.4 0.0 0.0 2 ...

Page 62

... EABCLR 2 1 1.0 WDSU t 0.1 WDH t 1.8 WASU t 1.9 WAH t 3.1 RASU t 0.2 RAH EABOUT t 1.5 EABCH t 2.7 EABCL 62 Speed Grade -1 -2 Max Min Max 1.8 0.6 1.2 0.4 0.9 0.4 0.0 0.3 0.5 1.0 0.4 0.3 3.4 2.8 1.0 1.0 0.1 1.9 2.0 3.5 0.2 2.7 2.7 0.5 2.0 2.8 Note (1), (2) -3 Min Max 1.9 1.9 0.7 0.7 1.2 1.2 0.4 0.4 0.9 0.9 0.4 0.4 0.0 0.0 0.3 0.3 0.6 0.6 1.0 0.4 0.3 3.6 3.6 2.8 1.0 1.0 0.1 1.9 2.0 3.5 0.2 2.8 2.8 2.8 2.8 0.6 0.6 2.0 2.8 Unit Altera Corporation ...

Page 63

... Table 33. EP1K10 Device EAB Internal Timing Macroparameters Symbol Min t EABAA t 6.7 EABRCCOMB t 4.7 EABRCREG t 2.7 EABWP t 6.4 EABWCCOMB t 7.4 EABWCREG t EABDD t EABDATACO t 1.6 EABDATASU t 0.0 EABDATAH t 1.4 EABWESU t 0.1 EABWEH t 1.6 EABWDSU t 0.0 EABWDH t 3.1 EABWASU t 0.6 EABWAH t EABWO Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 6.7 7.3 4.9 2.8 6.7 7.6 6.0 0.8 1.7 0.0 1.4 0.0 1.7 0.0 3.4 0.5 5.4 Note (1), (2) -3 Min Max 7.3 7.3 7.3 4.9 2.8 6.7 7.6 6.5 6.5 0.9 0.9 1.7 0.0 1.4 0.0 1.7 0.0 3.4 0.5 5 ...

Page 64

... PCICO 64 Speed Grade -1 -2 Max Min Max 2.3 0.8 1.1 2.3 0.8 0.1 1.8 0.3 2.1 3.9 3.3 0.3 0.9 Note (1), Speed Grade -1 -2 Max Min Max 7.5 2.7 0.0 6.6 2.0 1.7 5.1 0.5 0.0 4.2 0.0 6.0 2.0 Note (1), (2) -3 Min Max 2.7 3.6 1.1 1.4 1.4 1.8 2.7 3.6 1.1 1.4 0.1 0.2 2.1 2.9 0.4 0.7 2.5 3.6 4.6 6.5 3.7 4.8 0.4 0.5 1.0 1.4 (2) -3 Min Max 9.5 12.5 3.6 0.0 7.8 2.0 9.6 – 6.4 – – – 6.4 – 7.5 2.0 10.2 Unit Unit Altera Corporation ...

Page 65

... This parameter is measured with the use of the ClockLock or ClockBoost circuits. Table 37. EP1K30 Device LE Timing Microparameters (Part Symbol Min t LUT t CLUT t RLUT t PACKED CICO t CGEN t CGENR t CASC t C Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min 2.3 0.0 6.6 2.0 8.8 8.8 3.3 0.0 5.1 0.5 7.3 7.3 Tables 22 through 29 Tables 37 through ...

Page 66

... ZX2 t ZX3 t INREG t IOFD t INCOMB 66 Speed Grade -1 -2 Max Min Max 0.3 0.4 0.6 1.0 0.8 0.8 2.5 2.5 Speed Grade -1 -2 Max Min Max 2.4 0.3 1.0 0.0 1.4 0.4 1.0 1.9 1.4 4.4 2.7 2.7 2.2 5.2 3.4 0.8 0.8 Note (1) -3 Min Max 0.4 0.5 0.4 0.6 0.6 1.3 0.9 1.2 0.9 1.2 2.5 2.5 Note (1) -3 Min Max 2.8 3.8 0.4 0.5 1.1 1.6 0.0 0.0 1.9 0.5 1.1 1.6 2.3 3.0 1.8 2.5 5.2 7.0 3.1 4.3 3.1 4.3 2.6 3.8 6.0 8.3 4.1 5.5 1.3 2.4 1.3 2.4 Unit Unit Altera Corporation ...

Page 67

... EABRE1 t EABRE2 t EABCLK t EABCO t EABBYPASS t 0.9 EABSU t 0.4 EABH t 0.3 EABCLR 2 0 0.9 WDSU t 0.1 WDH t 1.7 WASU t 1.8 WAH t 3.1 RASU t 0.2 RAH EABOUT t 1.5 EABCH t 2.5 EABCL Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 1.7 0.6 1.1 0.4 0.8 0.4 0.0 0.3 0.5 1.0 0.4 0.3 3.2 2.9 1.1 1.0 0.1 2.0 2.1 3.7 0.2 2.5 2.5 0.5 2.0 2.9 Note (1) -3 Min Max 2.0 2.3 0.7 0.8 1.3 1.4 0.4 0.5 0.9 1.0 0.4 0.5 0.0 0.0 0.3 0.4 0.6 0.7 1 ...

Page 68

... Table 40. EP1K30 Device EAB Internal Timing Macroparameters Symbol Min t EABAA t 6.4 EABRCOMB t 4.4 EABRCREG t 2.5 EABWP t 6.0 EABWCOMB t 6.8 EABWCREG t EABDD t EABDATACO t 1.5 EABDATASU t 0.0 EABDATAH t 1.3 EABWESU t 0.0 EABWEH t 1.5 EABWDSU t 0.0 EABWDH t 3.0 EABWASU t 0.5 EABWAH t EABWO 68 Speed Grade -1 -2 Max Min Max 6.4 7.6 5.1 2.9 7.0 7.8 5.7 0.8 1.7 0.0 1.4 0.0 1.7 0.0 3.6 0.5 5.1 Note (1) -3 Min Max 7.6 8.8 8.8 6.0 3.3 8.0 9.0 6.7 7.7 0.9 1.1 2.0 0.0 1.7 0.0 2.0 0.0 4.3 0.4 6.0 6.8 Unit Altera Corporation ...

Page 69

... Table 42. EP1K30 External Timing Parameters Symbol Min t DRR t (3) 2.1 INSU t (3) 0.0 INH t (3) 2.0 OUTCO t (4) 1.1 INSU t (4) 0.0 INH t (4) 0.5 OUTCO t 3.0 PCISU t 0.0 PCIH t 2.0 PCICO Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 1.8 1.5 1.5 2.2 1.5 0.1 2.0 0.7 2.7 4.7 2.7 0.3 0.8 Notes (1), Speed Grade -1 -2 Max Min Max 8.0 2.5 0.0 4.9 2.0 1.5 0.0 3.9 0.5 4 ...

Page 70

... EP1K50 device external timing parameters. Speed Grade -1 -2 Max Min 0.6 0.5 0.6 0.2 0.6 0.1 0.4 0.1 0.5 0.5 Notes (1), (2) -3 Max Min Max 5.2 0.0 – – 5.9 2.0 7.6 7.5 9.7 7.5 9.7 4.9 – – 6.5 – 6.5 – in this data sheet. Note (1) -3 Max Min Max 0.8 1.1 0.6 0.8 0.7 0.9 0.3 0.4 0.7 0.9 0.1 0.1 0.5 0.6 0.1 0.1 0.8 1.0 0.6 0.8 Unit Unit Altera Corporation ...

Page 71

... Table 45. EP1K50 Device IOE Timing Microparameters Symbol Min t IOD t IOC t IOCO t IOCOMB t 0.8 IOSU t 0.4 IOH t IOCLR t OD1 t OD2 t OD3 ZX1 t ZX2 t ZX3 t INREG t IOFD t INCOMB Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 0.6 0.3 0.6 0.6 0.4 0.8 2.5 2.5 Speed Grade -1 -2 Max Min Max 1.3 0.3 1.7 0.5 1.0 0.5 0.2 1.2 0.7 2.7 4.7 4.7 4.2 6.2 3.5 1.1 1.1 ...

Page 72

... EABBYPASS t 0.7 EABSU t 0.4 EABH t 0.8 EABCLR 2 1 0.5 WDSU t 0.1 WDH t 1.0 WASU t 1.5 WAH t 1.5 RASU t 0.1 RAH EABOUT t 1.5 EABCH t 1.5 EABCL 72 Speed Grade -1 -2 Max Min Max 1.7 0.4 1.0 0.0 0.0 0.4 0.0 0.8 0.0 1.0 0.6 1.1 2.0 2.8 1.4 0.7 0.1 1.4 2.1 2.1 0.1 2.1 2.1 0.0 2.0 2.0 Note (1) -3 Min Max 2.4 3.2 0.6 0.8 1.4 1.9 0.0 0.0 0.0 0.0 0.6 0.8 0.0 0.0 1.1 1.5 0.0 0.0 1.3 0.8 1.5 2.8 3.8 3.8 1.9 0.9 0.2 1.9 2.9 2.8 0.2 2.9 4.0 2.9 4.0 0.0 0.0 2.5 2.5 Unit Altera Corporation ...

Page 73

... Table 47. EP1K50 Device EAB Internal Timing Macroparameters Symbol Min t EABAA t 3.7 EABRCCOMB t 3.5 EABRCREG t 2.0 EABWP t 4.5 EABWCCOMB t 5.6 EABWCREG t EABDD t EABDATACO t 1.1 EABDATASU t 0.0 EABDATAH t 0.7 EABWESU t 0.4 EABWEH t 1.2 EABWDSU t 0.0 EABWDH t 1.6 EABWASU t 0.9 EABWAH t EABWO Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 3.7 5.2 4.9 2.8 6.3 7.8 3.8 0.8 1.6 0.0 1.0 0.6 1.7 0.0 2.3 1.2 3.1 Note (1) -3 Min Max 5.2 7.0 7.0 6.6 3.8 8.6 10.6 5.3 7.2 1.1 1.5 2.1 0.0 1.3 0.8 2.2 0.0 3.0 1.8 4.3 5.9 ...

Page 74

... Speed Grade -1 -2 Max Min Max 3.1 1.7 2.7 1.6 1.7 0.1 1.5 1.0 2.5 4.0 2.6 0.1 0.8 Note (1) Speed Grade -1 -2 Max Min Max 8.0 2.9 0.0 4.3 2.0 2.9 0.0 3.3 0.5 2.9 0.0 6.0 2.0 Note (1) -3 Min Max 3.7 4.6 2.1 2.7 3.1 5.1 1.9 2.6 2.1 2.7 0.1 0.2 1.7 2.4 1.3 2.1 3.0 4.5 4.7 6.9 2.9 3.4 0.2 0.2 1.0 1.3 -3 Min Max 9.5 12.5 3.9 0.0 5.2 2.0 7.3 – – 4.1 – – – – 7.7 – – Unit Unit Altera Corporation ...

Page 75

... Notes to tables: (1) All timing parameters are described in (2) This parameter is measured without use of the ClockLock or ClockBoost circuits. (3) This parameter is measured with use of the ClockLock or ClockBoost circuits Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 3 ...

Page 76

... COMB PRE t CLR Tables 51 through 57 show EP1K100 device internal and external timing parameters. Speed Grade -1 -2 Max Min 0.7 0.5 0.6 0.3 0.2 0.1 0.4 0.1 0.6 0.8 0.6 0.4 0.6 0.7 0.8 0.8 2.0 2.0 Note (1) -3 Max Min Max 1.0 1.5 0.7 0.9 0.8 1.1 0.4 0.5 0.3 0.3 0.1 0.2 0.5 0.7 0.1 0.2 0.9 1.2 1.0 1.4 0.8 1.1 0.5 0.7 0.7 0.9 1.0 1.4 1.0 1.4 2.5 2.5 Unit Altera Corporation ...

Page 77

... Table 52. EP1K100 Device IOE Timing Microparameters Symbol Min t IOD t IOC t IOCO t IOCOMB t 0.8 IOSU t 0.7 IOH t IOCLR t OD1 t OD2 t OD3 ZX1 t ZX2 t ZX3 t INREG t IOFD t INCOMB Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 1.7 0.0 1.4 0.5 1.0 0.9 0.5 3.0 3.0 4.0 3.5 3.5 3.5 4.5 2.0 0.5 0.5 Note (1) -3 Min Max 2.0 2.6 0.0 0.0 1.6 2.1 0.7 0.9 1.3 1.2 ...

Page 78

... EABCLR 2 1 1.0 WDSU t 0.2 WDH t 1.6 WASU t 1.6 WAH t 3.0 RASU t 0.1 RAH EABOUT t 1.5 EABCH t 2.7 EABCL 78 Speed Grade -1 -2 Max Min Max 1.5 0.0 1.5 0.3 0.3 0.0 0.0 0.3 0.1 1.0 0.1 0.4 4.0 3.5 1.3 1.3 0.2 2.1 2.1 3.9 0.1 1.5 1.5 0.2 2.0 3.5 Note (1) -3 Min Max 2.0 2.6 0.0 0.0 2.0 2.6 0.4 0.5 0.4 0.5 0.0 0.0 0.0 0.0 0.4 0.5 0.1 0.2 1.4 0.2 0.5 5.1 6.6 4.7 1.7 1.7 0.3 2.8 2.8 5.2 0.2 2.0 2.6 2.0 2.6 0.3 0.3 2.5 4.7 Unit Altera Corporation ...

Page 79

... Table 54. EP1K100 Device EAB Internal Timing Macroparameters Symbol Min t EABAA t 5.9 EABRCOMB t 5.1 EABRCREG t 2.7 EABWP t 5.9 EABWCOMB t 5.4 EABWCREG t EABDD t EABDATACO t 0.8 EABDATASU t 0.1 EABDATAH t 1.1 EABWESU t 0.0 EABWEH t 1.0 EABWDSU t 0.2 EABWDH t 4.1 EABWASU t 0.0 EABWAH t EABWO Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min Max 5.9 7.6 6.5 3.5 7.7 7.0 3.4 0.5 1.0 0.1 1.4 0.0 1.3 0.2 5.2 0.0 3.4 Note (1) -3 Min Max 7.6 9.9 9.9 8.5 4.7 10.3 9.4 4.5 5.9 0.7 0.8 1.4 0.2 1.9 0.0 1.7 0.3 6.8 0.0 4.5 5.9 ...

Page 80

... Max Min Max 3.1 0.3 1.6 0.8 0.3 0.1 1.5 0.4 1.9 3.4 4.3 0.5 0.8 Notes Speed Grade -1 -2 Max Min Max 9.0 12.0 2.5 0.0 5.2 2.0 2.2 0.0 3.0 0.5 6.2 0.0 6.0 2.0 Note (1) -3 Min Max 3.6 4.4 0.4 0.5 1.8 2.0 1.1 1.4 0.4 0.5 0.1 0.2 2.5 3.4 1.0 1.6 3.5 5.0 6.0 8.4 5.4 6.5 0.7 0.9 1.0 1.4 (1), (2) -3 Min Max 16.0 3.3 0.0 6.9 2.0 9.1 – – 4.6 – – – – 6.9 – – Unit Unit Altera Corporation ...

Page 81

... These parameters are specified by characterization. (3) This parameter is measured without the use of the ClockLock or ClockBoost circuits. (4) This parameter is measured with the use of the ClockLock or ClockBoost circuits. Power Consumption Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet Speed Grade -1 -2 Max Min 2 ...

Page 82

... FPGAs. Figure 31 shows the relationship between the current and operating frequency of ACEX 1K devices. For information on other ACEX 1K devices, contact Altera Applications at (800) 800-EPLD. (µ Value 4.5 4.5 4.5 4.5 estimate based on typical CC should be verified during CC Altera Corporation ...

Page 83

... Figure 31. ACEX 1K I CCACTIVE EP1K30 100 80 Supply Current (mA Configuration & Operation Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet vs. Operating Frequency EP1K50 I CC Current (mA) 100 50 Frequency (MHz) EP1K100 300 200 Supply I CC Current (mA) 100 0 Frequency (MHz) The ACEX 1K architecture supports several configuration schemes ...

Page 84

... Parallel data source Parallel data source BitBlaster or ByteBlasterMV download cables, or microprocessor with a Jam STAPL File or JBC File See the Altera web site (http://www.altera.com) or the Altera Digital Library for pin-out information. Table 59), chosen on the basis of the target Data Source Altera Corporation ...

Page 85

... Revision History Altera Corporation ACEX 1K Programmable Logic Device Family Data Sheet The information contained in the ACEX 1K Programmable Logic Device Family Data Sheet version 3.1 supersedes information published in previous versions. the ACEX 1K Programmable Logic Device Family Data Sheet version 3.1 contains an addition of Note (5) to ...

Page 86

... San Jose, CA 95134 Jam, MasterBlaster, MAX, MAX+PLUS, MAX+PLUS II, MegaCore, MultiVolt, and SameFrame are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera acknowledges the (408) 544-7000 trademarks of other organizations for their respective products or services mentioned in this document. Altera http://www ...