ISPLSI1032-60LTI Lattice Semiconductor Corp., ISPLSI1032-60LTI Datasheet
ISPLSI1032-60LTI
Related parts for ISPLSI1032-60LTI
ISPLSI1032-60LTI Summary of contents
Page 1
... Tools, Timing Simulator and ispANALYZER™ — PC and UNIX Platforms Copyright © 1999 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. ...
Page 2
Functional Block Diagram Figure 1. ispLSI 1032 Functional Block Diagram RESET Generic Logic Blocks (GLBs) I I/O 1 I I I I/O 9 ...
Page 3
Absolute Maximum Ratings Supply Voltage V .................................. -0.5 to +7.0V cc Input Voltage Applied ........................ -2 Off-State Output Voltage Applied ..... -2 Storage Temperature ................................ -65 to 150 C Case Temp. with Power Applied .............. -55 ...
Page 4
Switching Test Conditions Input Pulse Levels Input Rise and Fall Time Input Timing Reference Levels Output Timing Reference Levels Output Load 3-state levels are measured 0.5V from steady-state active level. Output Load Conditions (see figure 2) Test Condition R1 A ...
Page 5
External Timing Parameters 5 2 TEST PARAMETER # DESCRIPTION COND. t pd1 A 1 Data Propagation Delay, 4PT bypass, ORP bypass Data Propagation Delay, Worst Case Path pd2 Clock Frequency with Internal Feedback max ...
Page 6
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Inputs t iobp 20 I/O Register Bypass t iolat 21 I/O Latch Delay t iosu 22 I/O Register Setup Time before Clock t ioh 23 I/O Register Hold Time after Clock t I/O ...
Page 7
Internal Timing Parameters 2 PARAMETER DESCRIPTION # Outputs Output Buffer Delay t I/O Cell OE to Output Enabled oen 48 t odis 49 I/O Cell OE to Output Disabled Clocks t gy0 Clock Delay Global ...
Page 8
Timing Model I/O Cell Ded. In #26 I/O Reg Bypass I/O Pin #20 (Input) Input Register D Q RST #55 # 30, 31, 32 Reset Y1,2 Derivations of su, h and co ...
Page 9
Maximum GRP Delay vs GLB Loads Power Consumption Power consumption in the ispLSI 1032 device depends on two primary factors: the speed at which the device is operating, and the number of Product ...
Page 10
Pin Description Name PLCC Pin Numbers I I/O 3 26, 27, I I/O 7 30, 31, I I/O 11 34, 35, I I/O 15 38, 39, I I/O 19 45, ...
Page 11
Pin Description Name TQFP Pin Numbers I I/O 3 17, 18, I I/O 7 21, 22, I I/O 11 29, 30, I I/O 15 33, 34, I I/O 19 40, ...
Page 12
Pin Description Name CPGA Pin Numbers I I/O 3 F1, H1, I I/O 7 K1, J2, I I/O 11 K3, L2, I I/O 15 L4, J5, I I/O 19 L7, ...
Page 13
Pin Configuration ispLSI 1032 84-Pin PLCC Pinout Diagram I I I/O 60 ...
Page 14
Pin Configuration ispLSI 1032 100-pin TQFP Pinout Diagram ...
Page 15
Pin Configuration ispLSI 1032/883 84-Pin CPGA Pinout Diagram I/O38 I/O41 I/O42 I/O36 I/O39 I/O40 I/O35 I/O37 I/O33 I/O34 Y1 IN4 I/O32 Vcc I/O31 GND *SCLK IN3 I/O30 I/O29 I/O28 I/O26 I/O27 I/O25 I/O23 I/O24 I/O22 ...
Page 16
Part Number Description ispLSI Device Family Device Number Speed MHz max MHz max MHz max Ordering Information f Family ispLSI f Family ispLSI f Family max (MHz) ispLSI ...