ISPLSI2128V-60LT100 Lattice Semiconductor Corp., ISPLSI2128V-60LT100 Datasheet
ISPLSI2128V-60LT100
Related parts for ISPLSI2128V-60LT100
ISPLSI2128V-60LT100 Summary of contents
Page 1
... Tools, Timing Simulator and ispANALYZER™ — PC and UNIX Platforms Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. ...
Page 2
Functional Block Diagram Figure 1. ispLSI 2128V Functional Block Diagram (128-I/O and 64-I/O Versions) RESET Input Bus GOE 0 GOE 1 Output Routing Pool (ORP) Output Routing Pool (ORP) Megablock I I/O 1 ...
Page 3
Absolute Maximum Ratings Supply Voltage V .................................. -0.5 to +5.6V cc Input Voltage Applied ............................... -0.5 to +5.6V Off-State Output Voltage Applied ............ -0.5 to +5.6V Storage Temperature ................................ -65 to 150 C Case Temp. with Power Applied .............. -55 ...
Page 4
Switching Test Conditions Input Pulse Levels Input Rise and Fall Time Input Timing Reference Levels Output Timing Reference Levels Output Load 3-state levels are measured 0.5V from steady-state active level. Output Load Conditions (see Figure 2) TEST CONDITION A 316 ...
Page 5
External Timing Parameters 4 TEST 2 PARAMETER # COND Data Propagation Delay, 4PT Bypass, ORP Bypass pd1 Data Propagation Delay pd2 f max A 3 Clock Frequency with Internal Feedback f max (Ext.) – ...
Page 6
Internal Timing Parameters 2 PARAMETER # Inputs t 20 Input Buffer Delay Dedicated Input Delay din GRP t 22 GRP Delay grp GLB Product Term Bypass Path Delay (Combinatorial) 4ptbpc Product ...
Page 7
Timing Model I/O Cell Ded. In #21 I/O Delay I/O Pin #20 (Input) #45 Reset #43, 44 Y0,1,2 GOE Derivations of su, h and co from the Product Term Clock Logic ...
Page 8
Power Consumption Power consumption in the ispLSI 2128V device depends on two primary factors: the speed at which the device is operating and the number of Product Terms used. Figure 3. Typical Device Power Consumption vs fmax 275 250 225 ...
Page 9
Pin Description NAME 160-PIN PQFP PIN NUMBERS 25, 26, 27, I I/O 4 30, 31, 32, I I/O 9 35, 36, 37, I I/O 14 41, 43, 44, I I/O 19 47, ...
Page 10
Pin Description 84-PIN PLCC NAME PIN NUMBERS I I/O 3 26, 27, 28, 29, I I/O 7 30, 31, 32, 33, I I/O 11 34, 35, 36, 37, I I/O 15 38, ...
Page 11
Pin Configuration ispLSI 2128V 176-Pin TQFP Pinout Diagram I/O 113 1 VCC 2 3 I/O 114 4 I/O 115 5 I/O 116 6 I/O 117 7 I/O 118 8 I/O 119 I/O 120 10 I/O 121 11 ...
Page 12
Pin Configuration ispLSI 2128V 160-Pin PQFP Pinout Diagram I/O 113 1 2 VCC 3 I/O 114 4 I/O 115 5 I/O 116 6 I/O 117 7 I/O 118 I/O 119 8 I/O 120 9 10 I/O 121 11 I/O 122 ...
Page 13
Pin Configuration ispLSI 2128V 100-Pin TQFP Pinout Diagram RESET 11 VCC ...
Page 14
Pin Configuration ispLSI 2128V 84-Pin PLCC Pinout Diagram RESET 20 VCC 21 GOE ...
Page 15
Part Number Description ispLSI Device Family Device Number Speed MHz max MHz max ispLSI 2128V Ordering Information FAMILY fmax (MHz) tpd (ns ...