M5M51008DFP-55HI Renesas Electronics Corporation., M5M51008DFP-55HI Datasheet
M5M51008DFP-55HI
Available stocks
Related parts for M5M51008DFP-55HI
M5M51008DFP-55HI Summary of contents
Page 1
To all our customers Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp. The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April ...
Page 2
... DESCRIPTION The M5M51008DFP,VP,RV,KV are a 1048576-bit CMOS static RAM organized as 131072 word by 8-bit which are fabricated using high-performance quadruple-polysilicon and double metal CMOS technology. The use of thin film transistor (TFT) load cells and CMOS periphery result in a high density and low power static RAM ...
Page 3
... A10 Pin numbers inside dotted line show those of TSOP M5M51008DFP,VP,RV,KV -55HI, -70HI 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM When setting and OE. a non-selectable mode in which both reading and writing are 1 2 disabled. In this mode, the output stage high- impedance ...
Page 4
... Input capacitance C I Output capacitance C O Note 3: Direction for current flowing into positive (no mark). 4: Typical value is Vcc = 5V 25°C M5M51008DFP,VP,RV,KV -55HI, -70HI 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM Conditions With respect to GND Ta=25°C (Ta= –40~85°C, Vcc=5V±10%, unless otherwise noted) Test conditions ...
Page 5
... Output disable time from W low t dis(OE) Output disable time from OE high t en(W) Output enable time from W high t en(OE) Output enable time from OE low M5M51008DFP,VP,RV,KV -55HI, -70HI 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM (Ta= –40~85°C, 5V±10% unless otherwise noted ) (-55HI) (for dis , dis Ver ...
Page 6
... S 2 (Note 5) OE (Note "H" level Write cycle (W control mode (Note (Note 1~8 M5M51008DFP,VP,RV,KV -55HI, -70HI 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM a( (S1 (S2 (OE (OE (S1 (S2) DATA VALID (S1) ...
Page 7
... Note 5: Hatching indicates the state is "don't care". 6: Writing is executed while S 7: When the falling edge simultaneously or prior to the falling edge rising edge Don't apply inverted phase signal externally when DQ pin is output mode. M5M51008DFP,VP,RV,KV -55HI, -70HI 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM ...
Page 8
... Note 9: On the power down mode by controlling S S 0.2V. The other pins(Address,I/O,WE,OE) can be in high impedance state control mode 0.2V M5M51008DFP,VP,RV,KV -55HI, -70HI 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM (Ta= –40~85°C, unless otherwise noted) Test conditions 2.2V Vcc(PD) 2V Vcc(PD) 2.2V 4.5V Vcc(PD) Vcc(PD)<4. ...
Page 9
Keep safety first in your circuit designs! Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to ...