AD5541 Analog Devices, AD5541 Datasheet
AD5541
Specifications of AD5541
Available stocks
Related parts for AD5541
AD5541 Summary of contents
Page 1
... The AD5541 and AD5542 are single, 16-bit, serial input, voltage output DACs that operate from a single 5 V supply. The AD5541 and AD5542 utilize a versatile 3-wire interface that is compatible with SPI, QSPI, MICROWIRE, and DSP inter- face standards. These DACs provide 16-bit performance without any adjust- ments ...
Page 2
... AD5541/AD5542–SPECIFICATIONS Parameter STATIC PERFORMANCE Resolution Relative Accuracy, INL Differential Nonlinearity Gain Error Gain Error Temperature Coefficient Zero Code Error Zero Code Temperature Coefficient AD5542 Bipolar Resistor Matching Bipolar Zero Offset Error Bipolar Zero Temperature Coefficient OUTPUT CHARACTERISTICS ...
Page 3
... DB0 t 11 Figure 1. Timing Diagram –3– AD5541/AD5542 = MIN MAX, Description SCLK Cycle Frequency SCLK Cycle Time SCLK High Time SCLK Low Time CS Low to SCLK High Setup CS High to SCLK High Setup SCLK High to CS Low Hold Time ...
Page 4
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5541/AD5542 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...
Page 5
... DGND 12 INV REV. A AD5541 PIN FUNCTION DESCRIPTIONS Description Analog Output Voltage from the DAC. Ground Reference Point for Analog Circuitry. This is the voltage reference input for the DAC. Connect to external 2.5 V reference. Reference can range from This is a logic input signal. The chip select signal is used to frame the serial data input. ...
Page 6
... AD5541/AD5542 TERMINOLOGY Relative Accuracy For the DAC, relative accuracy or integral nonlinearity (INL measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL versus code plot can be seen in Figure 2. Differential Nonlinearity Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specifi ...
Page 7
... Figure 5. Differential Nonlinearity vs. Code 0.75 0.50 0.25 0 –0.25 –0.50 80 100 120 140 Figure 6. Differential Nonlinearity vs. Temperature 0.75 0.50 0.25 0 –0.25 –0. Figure 7. Linearity Error vs. Reference Voltage –7– AD5541/AD5542 2.5V REF 0 8192 16384 24576 32768 40960 49152 57344 CODE 2.5V REF –60 –40 –20 0 ...
Page 8
... AD5541/AD5542 0 –0.25 –0.50 –0.75 –60 –40 – TEMPERATURE – C Figure 8. Gain Error vs. Temperature 250 LOGIC V = 2.5V REF 200 150 –40 – TEMPERATURE – C Figure 9. Supply Current vs. Temperature 400 2.5V REF 350 300 250 ...
Page 9
... V OUT full-scale loaded to the DAC. The LSB size is V Serial Interface The AD5541 and AD5542 are controlled by a versatile 3-wire V serial interface, which operates at clock rates MHz and OUT is compatible with SPI, QSPI, MICROWIRE, and DSP interface 2R 2R standards ...
Page 10
... Unipolar Output Operation These DACs are capable of driving unbuffered loads Unbuffered operation results in low-supply current, typically 300 A, and a low-offset error. The AD5541 provides a unipolar output swing ranging from REF configured to output both unipolar and bipolar voltages. Figure 19 shows a typical unipolar output voltage circuit ...
Page 11
... Figure 23 shows an interface between the AD5541/AD5542 and any MICROWIRE-compatible device. Serial data is shifted out on the falling edge of the serial clock and into the AD5541/ AD5542 on the rising edge of the serial clock. No glue logic is required as the DAC clocks data into the input shift register on the rising edge ...
Page 12
... PLANE 0.0075 (0.19) Decoding Multiple AD5541/AD5542s The CS pin of the AD5541/AD5542 can be used to select one of a number of DACs. All devices receive the same serial clock and serial data, but only one device will receive the CS signal at any one time. The DAC addressed will be determined by the decoder ...