MAX9778ETI+T Maxim Integrated Products, MAX9778ETI+T Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX9778ETI+T
Manufacturer Part Number
MAX9778ETI+T
Description
IC AMP AUDIO PWR 2.6W AB 28TQFN
Manufacturer
Maxim Integrated Products
Type
Class ABr
Datasheet
1.MAX9777ETIT.pdf
(27 pages)
Specifications of MAX9778ETI+T
Output Type
2-Channel (Stereo) with Stereo Headphones
Max Output Power X Channels @ Load
2.6W x 2 @ 4 Ohm; 200mW x 2 @ 16 Ohm
Voltage - Supply
4.5 V ~ 5.5 V
Features
Depop, Input Multiplexer, Mute, Shutdown, Thermal Protection,
Mounting Type
Surface Mount
Package / Case
28-TQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ELECTRICAL CHARACTERISTICS (continued)
(V
noted. Typical values are at T
Stereo 3W Audio Power Amplifiers with
Headphone Drive and Input Mux
4
Note 1: All devices are 100% production tested at +25°C. All temperature limits are guaranteed by design.
Note 2: Inputs AC-coupled to GND.
Note 3: A master device must provide a hold time of at least 300ns for the SDA signal to bridge the undefined region of SCL’s
Note 4: C
Note 5: Input filters on SDA, SCL, and ADD suppress noise spikes of less than 50ns.
Note 6: Headphone mode testing performed with 32Ω resistive load connected to GND. Speaker mode testing performed with 8Ω
2-WIRE SERIAL INTERFACE (SCL, SDA, ADD, INT) (MAX9777)
Input-Voltage High
Input-Voltage Low
Input Hysteresis
Input High Leakage Current
Input Low Leakage Current
Input Capacitance
Output-Voltage Low
Output Current High
TIMING CHARACTERISTICS (MAX9777)
Serial Clock Frequency
Bus Free Time Between STOP
and START Conditions
START Condition Hold Time
START Condition Setup Time
Clock Period Low
Clock Period High
Data Setup Time
Data Hold Time
Receive SCL/SDA Rise Time
Receive SCL/SDA Fall Time
Transmit SDA Fall Time
Pulse Width of Suppressed
Spike
DD
_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
= PV
falling edge.
from SDA/SCL to V
resistive load connected to GND. Mode transitions are controlled by SHDN. KCP level is calculated as 20log[(peak voltage
during mode transition, no input signal)/1V
DD
PARAMETER
B
= total capacitance of one of the bus lines in picofarads. Device tested with C
= 5.0V, GND = PGND = 0V, V
DD
A
.
= +25°C.) (Note 1)
SYMBOL
t
t
t
t
HD:DAT
HD:STA
SU:STA
SU:DAT
t
t
t
f
HIGH
V
C
I
LOW
V
BUF
V
SCL
t
I
I
OH
SP
IH
OL
t
t
t
IL
IH
IL
IN
r
f
f
SHDN
V
V
I
V
(Note 3)
(Note 4)
(Note 4)
(Note 4)
(Note 5)
OL
= 5V, C
IN
IN
OH
RMS
= 3mA
= 5V
= 0V
= 5V
]. Units are expressed in dBV.
BIAS
= 1µF, R
CONDITIONS
IN
= R
F
= 15kΩ, R
L
B
= ∞. T
= 400pF. 1kΩ pullup resistors connected
0.1C
0.1C
0.1C
A
20 +
20 +
20 +
MIN
100
2.6
1.3
0.6
0.6
1.3
0.6
0
= T
B
B
B
MIN
TYP
to T
0.2
10
50
MAX
, unless otherwise
MAX
400
300
300
250
0.8
0.4
0.9
±1
±1
1
UNITS
kHz
µA
µA
pF
µA
µs
µs
µs
µs
µs
ns
µs
ns
ns
ns
ns
V
V
V
V