DS21352 Dallas Semiconductor, DS21352 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/1/182/dallas_semiconductor_sml.jpg)
DS21352
Manufacturer Part Number
DS21352
Description
Manufacturer
Dallas Semiconductor
Datasheet
1.DS21352.pdf
(137 pages)
Specifications of DS21352
Case
TQFP
Dc
02+/03+
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS21352
Manufacturer:
DALLAS
Quantity:
5 510
Part Number:
DS21352
Manufacturer:
DALLAS
Quantity:
20 000
Company:
Part Number:
DS21352L
Manufacturer:
JRC
Quantity:
5 510
Part Number:
DS21352L
Manufacturer:
DALLAS
Quantity:
20 000
Company:
Part Number:
DS21352LN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
DS21352/DS21552
2. LIST OF TABLES
Table 4-1 PIN DESCRIPTION SORTED BY PIN NUMBER................................................................11
Table 4-2 PIN DESCRIPTION SORTED BY PIN SYMBOL ................................................................14
Table 5-1 REGISTER MAP SORTED BY ADDRESS...........................................................................29
Table 6-1 DEVICE ID BIT MAP .............................................................................................................33
Table 6-2 OUTPUT PIN TEST MODES .................................................................................................36
Table 7-1 RECEIVE T1 LEVEL INDICATION .....................................................................................47
Table 7-2 ALARM CRITERIA ................................................................................................................49
Table 8-1 LINE CODE VIOLATION COUNTING ARRANGEMENTS ..............................................53
Table 8-2 PATH CODE VIOLATION COUNTING ARRANGEMENTS.............................................54
Table 8-3 MULTIFRAMES OUT OF SYNC COUNTING ARRANGMENTS .....................................55
Table 14-1 ELASTIC STORE DELAY AFTER INITIALIZATION......................................................67
Table 14-2 MINIMUM DELAY MODE CONFIGURATION................................................................67
Table 15-1 TRANSMIT HDLC CONFIGURATION...............................................................................68
Table 15-2 HDLC/BOC CONTROLLER REGISTERS ..........................................................................70
Table 16-1 LINE BUILD OUT SELECT IN LICR .................................................................................86
Table16-2 TRANSMIT TRANSFORMER SELECTION .......................................................................87
Table 16-3 TRANSFORMER SPECIFICATIONS..................................................................................88
Table 16-4 PULSE TEMPLATE CORNER POINTS..............................................................................90
Table 16-5 RECEIVE MONITOR MODE GAIN....................................................................................95
Table 17-1 TRANSMIT CODE LENGTH...............................................................................................97
Table 17-2 RECEIVE CODE LENGTH ..................................................................................................97
Table 19-1 INSTRUCTION CODES FOR IEEE 1149.1 ARCHITECTURE .......................................104
Table 19-2 ID CODE STRUCTURE .....................................................................................................105
Table 19-3 DEVICE ID CODES ............................................................................................................105
Table 19-4 BOUNDARY SCAN CONTROL BITS ..............................................................................106
Table 20-1 MASTER DEVICE BUS SELECT.....................................................................................110
6 of 137