SPT5230SCT Fairchild Semiconductor, SPT5230SCT Datasheet

no-image

SPT5230SCT

Manufacturer Part Number
SPT5230SCT
Description
Manufacturer
Fairchild Semiconductor
Datasheet
FEATURES
• 10-Bit Triple Video Digital-to-Analog Converter
• Output Full-Scale Voltage 0.5 to 2.0 Vp-p
• 36 MWPS Operation (typ)
• Low Power: 280 mW (1 Vp-p Output)
• 5 V Monolithic CMOS
• 52-pin QFP Package (10mm x 10mm, 0.65 mm pitch)
BLOCK DIAGRAM
GENERAL DESCRIPTION
The SPT5230 is a 10-bit, 36 MWPS triple video digital-to-
analog converter specifically designed for high performance,
high resolution color graphics monitor applications and video
processing applications. A single external resistor controls
V
V
V
V
REF1
REF2
CS2
CS1
V
V
REF
CS
AV
DD
AV
DD
Current
(Cell 4)
Switch
Array
Cell
R
OUT
Decoder
I
Latch
Latch
OR
Array (Cell 255)
Switch Cell
Current
AV
Current
(Cell 4)
Switch
DD
Array
Cell
G
OUT
Decoder
I
Latch
Latch
OG
Array (Cell 255)
APPLICATIONS
• Desktop Video Processing
• CCIR-601 Video Signal Processing
• RGB Color Monitors
• Image Processing
• Direct Digital Synthesis
the full-scale output current. The differential linearity errors of
the DACs are guaranteed to be a maximum of 1.0 LSB over
the full temperature range. The device is available in a 52-
lead QFP package over the commercial temperature range.
Switch Cell
Current
10-BIT, 36 MWPS TRIPLE VIDEO DAC
AV
DD
Current
(Cell 4)
Switch
Array
Cell
SPT5230
B
OUT
Decoder
I
Latch
Latch
OB
Array (Cell 255)
Switch Cell
Current
V SSA

Related parts for SPT5230SCT

SPT5230SCT Summary of contents

Page 1

FEATURES • 10-Bit Triple Video Digital-to-Analog Converter • Output Full-Scale Voltage 0.5 to 2.0 Vp-p • 36 MWPS Operation (typ) • Low Power: 280 mW (1 Vp-p Output) • Monolithic CMOS • 52-pin QFP Package (10mm x 10mm, ...

Page 2

ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) Supply Voltages AV (measured ........................... –0 Input Voltage Clock and Data ......................................... AV Note: 1. Operation at any Absolute Maximum Rating is not implied. ...

Page 3

INTERFACE CONSIDERATIONS Figure 4 shows a typical interface circuit of the SPT5230 in normal circuit operation. SUPPLY AND GROUND CONSIDERATIONS Fairchild suggests that all power supply pins (AV together and decoupled using a 0.1 F ceramic capacitor in parallel with ...

Page 4

Figure 1 – Timing Diagram Figure 2 – Output Voltage with All Digital Inputs = Ø versus V 5.0 Output Resistor = +25 °C 4.5 A Digital Inputs = All Ø REF1 4.0 ...

Page 5

Figure 4 – Typical Interface Circuit 0.1 µF 0.1 µ 0.1 µF V REF1 Figure 5 – Recommended Output Level Shifting Circuit 10 NOTE: All three DACs use the same circuit configuration. ...

Page 6

PACKAGE OUTLINE 52-Lead QFP INCHES MILLIMETERS SYMBOL MIN MAX MIN A 0.507 0.523 13.0 B 0.386 0.394 C 0.507 0.523 13.0 ...

Page 7

... ORDERING INFORMATION PART NUMBER SPT5230SCT DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS ...

Related keywords