VPX3226E-A1 Micronas, VPX3226E-A1 Datasheet
VPX3226E-A1
Related parts for VPX3226E-A1
VPX3226E-A1 Summary of contents
Page 1
... MICRONAS Edition Oct. 13, 1999 6251-483-1AI ADVANCE INFORMATION VPX 3226E, VPX 3225E, VPX 3224E Video Pixel Decoders MICRONAS ...
Page 2
... Separate Syncs/ITU-R601 2.7.1.2. Embedded Reference Headers/ITU-R656 21 2.7.1.3. Embedded Timing Codes (BStream) 21 2.7.2. Bus Shuffler 21 2.7.3. Output Multiplexer 21 2.7.4. Output Ports 22 2.8. Video Data Transfer 22 2.8.1. Single and Double Clock Mode 22 2.8.2. Clock Gating 23 2.8.3. Half Clock Mode 24 2.9. Video Reference Signals 24 2.9.1. HREF 24 2.9.2. VREF 24 2.9.3. Odd/Even Information (FIELD) 26 2.9.4. VACT 2 ADVANCE INFORMATION Micronas ...
Page 3
... Bypass Register 40 2.17.2.5. Device Identification Register 40 2.17.2.6. Master Mode Data Register 40 2.17.3. Exception to IEEE 1149.1 40 2.17.4. IEEE 1149.1–1990 Spec Adherence 40 2.17.4.1. Instruction Register 40 2.17.4.2. Public Instructions 41 2.17.4.3. Self-Test Operation 41 2.17.4.4. Test Data Registers 41 2.17.4.5. Boundary-Scan Register 41 2.17.4.6. Device Identification Register 41 2.17.4.7. Performance 45 2.18. Enable/Disable of Output Signals Micronas 2 C Device Address Selection VPX 322xE 3 ...
Page 4
... Timing of all Pins connected to the Boundary-Scan-Register-Chain 67 5.7. Timing Diagram of the Digital Video Interface 67 5.7.1. Characteristics, Clock Signals 68 6. Control and Status Registers 68 6.1. Overview 71 6.1.1. Description 6.1.2. Description of FP Control and Status Registers Conditions for Low Power Mode 2 C Control and Status Registers ADVANCE INFORMATION Micronas ...
Page 5
... Differences between VPX 322xE and VPX 3220A 88 7.3. Control Interface 88 7.3.1. Symbols 88 7.3.2. Write Data into I 88 7.3.3. Read Data from I 88 7.3.4. Write Data into FP Register 88 7.3.5. Read Data from FP Register 88 7.3.6. Sample Control Code 89 7.4. Xtal Supplier 90 7.5. Typical Application 92 8. Data Sheet History Micronas 2 C Register 2 C Register VPX 322xE 5 ...
Page 6
... IEEE 1149.1 (JTAG) boundary scan interface – 8 input or user programmable output pins Software Support – MediaCVR Software Suite Video for Windows driver TV viewer applet, Teletext browser Intercast/Wavetop browser – WebTV for Windows Video capture and VBI services 2 C Micronas ...
Page 7
... VPX 322xD family, but not with VPX 3220A, VPX 3216B, and VPX 3214C family. Clock Gen. DCO CVBS/Y ADC ADC Chroma SDA I2C JTAG SCL Fig. 1–1: Block diagram of the VPX 322xE Micronas Sync Processing Text Slicer (not VPX 3224E Luma Filter Video Decoder ...
Page 8
... The clock generation is also a part of the analog front end. The crystal oscillator is controlled digitally by the FP; the clock frequency can be adjusted within 150 ppm. AGC +6/–4.5 dB clamp gain bias reference frequency generation ADVANCE INFORMATION digital CVBS or Luma ADC digital Chroma ADC system clocks DCVO 150 ppm 20.25 MHz Micronas ...
Page 9
... IRE 128 black 68 = clamp level sync = 41 IRE 32 Í Í Í Í Í Í Í Í Í 0 lower headroom = 4 steps = 0.2 dB Fig. 2–2: ADC ranges for CVBS/Luma and Chroma, PAL input signal Micronas Input Level [ – 4 667 1333 2238 500 ...
Page 10
... In relation to the comb filter, this vertical peaking contributes greatly to an optimal two-dimensional reso- lution homogeneity. Bandpass Filter Bandpass/ Notch Filter Bandpass Filter Luma Output Chroma Output Micronas ...
Page 11
... The last setting gives a very large boost to high frequen- cies provided for SECAM signals that are decoded using a SAW filter specified originally for the PAL stan- dard. Luma / CVBS Chroma Fig. 2–5: Color decoder Micronas –5 –10 –15 – ...
Page 12
... The burst amplitude measurement is used to switch off the color if the burst amplitude is below a pro MHz grammable threshold. Thus, color will be killed for very noisy signals. The color amplitude killer has a program- mable hysteresis. ADVANCE INFORMATION C amplitudes and fed to the cross Micronas ...
Page 13
... NTSC combfilter mode, Fig. 2–7 d), the delay line is in the composite signal path, thus allowing reduction of cross-color components, as well as cross-luminance. The loss of vertical resolution in the luminance channel is compensated by adding the vertical detail signal with removed color information. Micronas VPX 322xE CVBS Luma Y Notch ...
Page 14
... FIFO_write ADVANCE INFORMATION PLL1 front sync front skew sync vblank generator field clock clock synthesizer H/V syncs syncs Micronas 10 MHz 10 MHz ...
Page 15
... Micronas 2.6. Component Processing Recovery of the YC b followed by horizontal resizing and skew compensation. Contrast enhancement with noise shaping can also be applied to the luminance signal. Vertical resizing is sup- ported via line dropping. ...
Page 16
... This automated selection is optimized for best visual performance. 16 ADVANCE INFORMATION dB 0 –10 –20 –30 – Fig. 2–13: Freq. response of 5 widely spaced filters dB 0 –2 –4 –6 –8 –10 –12 0 0.5 1 1.5 Fig. 2–14: Freq. response of 50 adjacent filters 30 40 MHz 2 2.5 3 MHz Micronas ...
Page 17
... Fig. 2–15: Frequency response of peaking filter Micronas 2.6. The color decoder outputs luminance and one multi- plexed chrominance signal at a sample clock of 20.25 MHz. Active video samples are flagged by a sepa- rate reference signal. Internally, the number of active samples is 1080 for all standards (525 lines and 625 lines) ...
Page 18
... Clock Generation ADVANCE INFORMATION C 4:2:2 video format only 4:2:2 with Separate Syncs/ITU-R601 r 4:2:2 data stream with separate reference r 8 Port Port B PIXCLK LLC LLC2 HREF VREF VACT Y Y n– n–1 n Micronas ...
Page 19
... SAV. With FP-RAM 0x150, bit[10] set to 1 they change on EAV. The programmed windows how- ever are delayed by one line. Header suppression is always applied for SAV/EAV pairs. Micronas VPX 322xE – For data within the VBI-window (e.g. sliced or raw tele- text data), the user can select between limitation or re- duction to 7-bit resolution with an additional LSB as- suring odd parity (0 and 255 never occur) ...
Page 20
... SAV: “start of active video” header EAV: “end of active video” header C Y EAV EAV EAV EAV 80h rn– ... b r SAV: “start of active video” header EAV: “end of active video” header Micronas LSB 10h ...
Page 21
... C 4:2:2 mode, the output of luminance data port A and chrominance data on port B. With the Micronas VPX 322xE bus shuffler, luminance can be switched to port B and chrominance to port A. In 8-bit double clock mode, shuf- fling can be used to swap the Y and C components selected with FP-RAM 0x150. ...
Page 22
... LLC cycles are inserted before and after to allow trans- mission of SAV/EAV headers in ITU-R656 mode. ADVANCE INFORMATION Phase Information refers to the last pixel refers to the next pixel refers to the current pixel refers to the current pixel refers to the current pixel refers to the current pixel C Y FEh 01h rn–1 n Micronas ...
Page 23
... Fig. 2–24: Output timing in single clock mode Video (Port A) VACT PIXCLK LLC Fig. 2–25: Output timing in double clock mode Luminance (Port A) Chrominance (Port B) VACT PIXCLK LLC Fig. 2–26: Output timing in half clock mode Micronas n– n– ...
Page 24
... After filtering, the field type is synchronized to the input signal only if the last 8 fields have been alternating; otherwise, it al- ways toggles. This filtering can be disabled with FP- RAM 0x140 [disoef]. In this case, the field information follows the odd/even property of the input video signal. Micronas ...
Page 25
... Hz), PAL 265 266 Input CVBS (60 Hz), NTSC HREF VREF FIELD Fig. 2–29: VREF timing for EVEN fields for VPX 3224E and VPX 3225E; for VPX 3226E: 2 lines additional delay due to 4H comb filter Micronas 361 t CLK13.5 2 ...
Page 26
... The duration of the inactive pe- riod of the HREF is fixed to 64 clock cycles. Data End DataDelay + HLen for NPix 720 720 790 Data End DataDelay + 2*HLen for NPix 360 not possible! 790 n–1 data delay ADVANCE INFORMATION D n data end Micronas ...
Page 27
... Fig. 2–31: Transition between timing standards Micronas 2.10.2. Scan Mode In the Scan Mode, the HREF and VREF signals are al- ways generated by free running hardware. They are therefore completely decoupled from the analog input. The output video data is always suppressed. ...
Page 28
... VACT signal is suppressed VREF, HREF: track the input video immediately Data: available immediately after color decoder locks to input. no outwardly visible effect on any data or control signals. – timing signals continue unchanged in free running mode – VACT signal is suppressed ADVANCE INFORMATION Micronas ...
Page 29
... Window 2 # lines out Fig. 2–32: Vertical dimensions of windows Micronas The option, to separately specify the number of input lines and the number of output lines, enables vertical compression. In the VPX, vertical compression is per- formed via simple line dropping. A nearest neighbor al- gorithm selects the subset of the lines for output. The presence of a valid line is signalled by the ‘ ...
Page 30
... ADVANCE INFORMATION 1 314 2 315 3 316 4 317 335 23 336 24 337 25 338 308 621 309 622 310 623 311 624 312 625 313 Field 2 Micronas 308 309 310 311 312 ...
Page 31
... NTSC 10–21 VITC NTSC 10–21 CGMS NTSC 20 Micronas 2.13.2. Data Broadcast Systems Table 2–10 gives an overview of the most popular data 2 C broadcast systems throughout the world. The data slicer of the VPX can be programmed to acquire the different data systems via a set of I The various data broadcast systems are specified by a limited set of parameters: – ...
Page 32
... The field bit can be used to identify field dependent services such as CAPTION. The 10-bit line number corresponds to the standard line counting scheme of a PAL composite video signal; in case of NTSC, the value “3” is subtracted. ADVANCE INFORMATION 2 C registers the text parameters are Micronas ...
Page 33
... C1, C2 reference BB, BC, BD mask B8, B9, BA tolerance CE byte_cnt CF 64 byte mode CF dump mode CF adaption C7 soft error correction C7 Micronas Table 2–11: Slicer Output Format Byte Byte Number Format 1 line number high 2 line number low 3 framing code 4 1st data byte . ... byte_cnt+2 last data byte ...
Page 34
... Fig- ure 2–37 shows the timing of both data ports and the necessary reference signals in this mode. 1140 samples (56.296 ms 53.33 ms active video Fig. 2–38: Horizontal dimensions of the window for raw VBI-data 1138 1140 1137 1139 Micronas ...
Page 35
... Figure 2–39 shows the timing of data and reference signals in this mode. Luminance (Port A) Chrominance (Port B) VACT PIXCLK LLC Fig. 2–39: Timing during lines with sliced VBI-data (single clock mode) Micronas Table 2–13: Splitting of sliced data to luminance and chrominance output Bit No. Word MSB ...
Page 36
... The following protocol examples use device ad- dress hex 86/87. ADVANCE INFORMATION 2 C bus 2 C Device Address Selection C bus device addresses R/W hex 1/0 86/ 1/0 8e/ trans bus protocols for read and write Micronas ...
Page 37
... ACK FPDAT Read from ACK FPRD ACK FPDAT Micronas ACK sub-addr ACK sub-addr ACK rent transmission into a wait state called clock synchro- nization. After a certain period of time, the VPX releases the clock and the interrupted transmission is carried on ...
Page 38
... Tri-State active Tri-State active Tri-State active Tri-State active 13.5 MHz Tri-State active 27 MHz Tri-State active program- mable output 2 C and FP registers are preserved and FP regis register 0xAA) of low 2 C speeds above 100 kbit/sec are 2 C can be used up to the Micronas ...
Page 39
... These include capture, shifting, and update. See Fig. 5–1 of IEEE 1149.1 for TAP state diagram. Micronas VPX 322xE 2.17.2.2. Instruction Register The instruction register chooses which one of the data registers is placed between the TDI and TDO pins when the select data register state is entered in the TAP con- troller ...
Page 40
... Device Identification Register This is an optional 32-bit register which contains the Micronas identification code (JEDEC controlled), part and revision number. This is useful in providing the tes- ter with assurance that the correct part and revision are inserted into a PCB. ...
Page 41
... The scan chain order is specified in the section “Pin Connections”. 2.17.4.6. Device Identification Register (Section 12.3.1.b.vi of IEEE 1149.1-1990) The manufacturer’s identification code for Micronas is “6C” . The general implementation scheme uses (hex) only the 7 LSBs and excludes the MSB, which is the par- ity bit. The part numbers are defined in Table 6– ...
Page 42
... Update DR TMS=1 TMS=0 TMS=1 ADVANCE INFORMATION $4 1 Select Instr. Reg 0 $E Capture Shift Exit1 IR $B Pause Exit2 Update IR TMS=0 Micronas ...
Page 43
... Attribute Instruction_Length of VPXE_44: entity is 3; Attribute Instruction_Opcode of VPXE_44: entity is ”EXTEST (000),” & Micronas VPX 322xE ––define ports ––map pins to signals ––define JTAG Controls ––max frequency and levels TCK can be stopped at. ––define instr. length – ...
Page 44
... Count ––Micronas Code-Parity ––Mandatory LSB –-BC_1 for output cell ––BC_4 for input cell ––Boundary scan length ––Boundary scan defin. ...
Page 45
... Remark: EXTEST mode is an instruction conforming to the standard for Boundary Scan Test IEEE 1149.1 – 1990 Micronas Control: The tristate condition of groups of signals can also be controlled by setting the I is neither in EXTEST mode nor RESET state, then the ...
Page 46
... Plastic Leaded Chip Carrier Package (PLCC44) Weight approximately 2.5 g Dimensions 1 1.75 13.2 0.2 2.15 Fig. 3–2: 44-Pin Plastic Metric Quad Flat Pack (PMQFP44) Weight approx. 0.4 g Dimensions 1. 1.9 0.05 4.05 0.1 0.1 4. 0.1 0.17 0.06 0.8 2.0 0.1 10 0.1 0.1 0.2 SPGS0006-3(P44)/1E ADVANCE INFORMATION 0.1 1.27 1 8.6 16.5 0.1 SPGS0027-2(P44/K)/1E Micronas ...
Page 47
... Micronas Pin Type Connection Short Description (if not used Boundary-Scan-Test Data Input IN NC Boundary-Scan-Test Clock Input OUT NC Boundary-Scan-Test Data Output LLC / 2 = 13.5 MHz Output Active VBI Data Qualifier Output OUT NC Horizontal Reference Output ...
Page 48
... Supply Voltage, Analog Circuitry AIN NC Analog Chroma Input SUPPLY X Ground, Analog Circuitry AIN NC Analog Video 1 Input AIN NC Analog Video 2 Input Reference X Reference Voltage Top, Video ADC AIN NC Analog Video 3 Input SUPPLY X Signal Ground, Analog Video Inputs IN NC Boundary-Scan-Test Mode Select ADVANCE INFORMATION Micronas ...
Page 49
... Pins 20 – Video Qualifier Output, VACT (Fig. 3–8) This pin delivers a signal which qualifies active video samples. Micronas VPX 322xE Pins – Video, Port B[7:0] (Fig. 3–8) Video output port to deliver chroma data. In 8-bit modes Port B can be activated as programmable output (see section 2 ...
Page 50
... Top View LLC B2 VACT ADVANCE INFORMATION VIN2 VIN1 AVSS CIN AVDD XTAL1 XTAL2 VDD VSS RES SCL SDA B0 FIELD PVDD PIXCLK PVSS Micronas ...
Page 51
... Pin VSS Fig. 3–6: TMS, TDI VDD Pin VSS 2 Fig. 3– Interface SDA, SCL The characteristics of the Schmitt Triggers depend on the supply of VDD/VSS. Micronas VPX 322xE PVDD P OUT Pin N PVSS Fig. 3–8: A[7:0], B[7:0], HREF, VREF, LLC, PIXCLK, VACT, TDO VDD VSS ...
Page 52
... Fig. 3–11: Reference Voltage VRT VIN1 N VIN2 N VIN3 N clamping Fig. 3–12: Video Inputs ADC1 52 VIN1 VRT CIN Fig. 3–13: Video Inputs ADC2 AVDD To ADC1 VIN1, VIN2, VIN3, AVSS CIN Fig. 3–14: Unselected Video Inputs ADVANCE INFORMATION AVDD N To ADC2 N AVSS bias VRT off Micronas ...
Page 53
... Functional operation of the device at these or any other conditions beyond those indicated in the “Recommended Operating Conditions/Characteristics” of this specification is not implied. Exposure to absolute maxi- mum ratings conditions for extended periods may affect device reliability. Micronas Pin Min. Max. ...
Page 54
... Pin Min. Typ. Name – 0 – AVDD 4.75 5.0 VDD 3.15 3.3 PVDD 3.15 XTAL1/2 20.250 Pin Min. Typ. Name VIN1, 0 – VIN2, VIN3, CIN VIN1, 680 VIN2, VIN3 CIN 1 VIN1, 75 VIN2, VIN3, CIN Max. Unit 65 C 5. 3.6 V MHz Max. Unit 3 100 Micronas ...
Page 55
... C-Data Hold Time after Falling I2C6 Edge of Clock 4.2.3. Recommended Digital Inputs Levels of RES, OE, TCK, TMS, TDI Symbol Parameter V Input Voltage LOW IL V Input Voltage HIGH IH V Input Voltage HIGH IH Micronas Pin Min. Typ. Name SCL, SDA SDA 0.6 SCL SCL, 1200 SDA SDA 1200 ...
Page 56
... The higher the capacitors, the L ) with an effective load capacitance Leff ADVANCE INFORMATION Typ. Max. Unit – 20.250000 – MHz fundamental – 20 ppm – 30 ppm W – 25 – – 4.7 – pF 4.3 pF 12.7 16 20.25 MHz. Due to p ICLoad = Leff ICLoad LoadBoard Micronas is ...
Page 57
... Reset Hold Time after Startup2 the Oscillator is active (see section 5.1. on page 63) k Duty Cycle XTAL Micronas = 3. 20.25 MHz for min./max. values SUPD = 3 20.25 MHz for typical values Pin Name AVDD VDD PVDD AVDD, VDD, PVDD AVDD, VDD, PVDD Min ...
Page 58
... VIN VIN Coupling-Cap. @ Inputs PP –2 dBr input signal level 1 MHz, –2 dBr signal level 1 MHz, 5 harmonics, –2 dBr signal level 1 MHz, all outputs, –2 dBr signal level Code Density, DC ramp DC-ramp –12 dBr, 4.4 MHz signal on DC-Ramp DC Ramp Micronas ...
Page 59
... Boundary-Scan Test, Characteristics of all IO pins which are connected to the boundary scan register chain t Input Signals Setup Time at CAPTURE-DR S-PINS t Input Signals Hold Time at CAPTURE-DR H-PINS t TCK to Output Signals, D-PINS Delay for Valid Data t Turn-on Delay ON-PINS t Turn-off Delay OFF-PINS Micronas Pin Min. Typ. Max. Name SDA, – – 0.4 SCL 0.6 SDA 15 SDA 100 SDA, – ...
Page 60
... ADVANCE INFORMATION Max. Unit Test Conditions – – 0.6 V PVDD V while IC remains in low power mode mA – Max. Unit Test Conditions Micronas ...
Page 61
... Rise Time RA t Fall Time FA I (0) Output High Current (strength = (0) Output Low Current (strength = (7) Output High Current (strength = (7) Output Low Current (strength = 7) OL Micronas Min. Typ. Max. Unit ...
Page 62
... The buffers are enabled depending on the desired driver strength. This opportunity offers the ad- vantage of adapting the driver strength to on-chip and off-chip constraints, e.g. to minimize the noise result- ing from steep signal transitions hex ADVANCE INFORMATION Micronas ...
Page 63
... OE determines the I dress. The FIELD pin is internally pulled down. An external pull- up resistor defines a different power on configuration. FIELD defines the global wake-up mode of the VPX. With FIELD pulled down, the VPX goes into low power mode. Micronas 95% t STARTUP1 RES 2 C ad- ...
Page 64
... VPX 322xE 5.3. Control Bus Timing Diagram (Data: MSB first) SCL T I2C1 SDA as input SDA as output 2 Fig. 5– bus timing diagram I2C4 I2C3 T T I2C5 I2C6 T T IMOL2 IMOL1 ADVANCE INFORMATION T I2C2 Micronas ...
Page 65
... Output Enable by Pin OE OE Signals A[7:0], B[7:0] Synchronizing the OE signal with clock LLC: 2 controlled register ’OENA’ h’f2 bit[5] oeqdel = latoeq = 0 Signals A[7:0], B[7:0] latoeq = 1 Signals A[7:0], B[7:0] Fig. 5–4: Drive Control by OE input Micronas t OFF SU t OFF1 t OFF1 VPX 322xE ON1 t ON1 ...
Page 66
... Fig. 5–5: Timing of Test Access Port TAP 5.6. Timing of all Pins connected to the Boundary-Scan-Register-Chain TCK Inputs Outputs Fig. 5–6: Timing with respect to input and output signals 66 F CYCL F F L–TAP H-TAP t t S-TAP H-TAP t D-TAP t ON-TAP t t S-PINS H-PINS t D-PINS t ON-PINS ADVANCE INFORMATION t OFF-TAP t OFF-PINS Micronas ...
Page 67
... ADVANCE INFORMATION 5.7. Timing Diagram of the Digital Video Interface Clock Output LLC A[7:0], B[7:0] HREF, VREF, FIELD, VACT Fig. 5–7: Video output interface (detailed timing) 5.7.1. Characteristics, Clock Signals LLC LLC2 PIXCLK Fig. 5–8: Clocks: LLC, LLC2, PIXCLK (detailed timing) Micronas t LLC LLC t t ...
Page 68
... Default values are initialized at reset. The mnemonics used in the Micronas VPX demo software is given in the last column C-Registers Function Manufacture ID 16-bit part number JEDEC2 ...
Page 69
... Micronas FP-RAM Function Pad Driver Strength – TTL Output Pads Type B general purpose control standard recognition status vertical field counter Standard select Input select start point of active video luma/chroma delay adjust Comb filter control register ...
Page 70
... ADVANCE INFORMATION Group Name VBI-window end_even VBI-window start_odd VBI-window end_odd VBI-window vbicontrol VBI-window slsize ControlWord InfoWord Formatter format_sel HVREF pval_start HVREF pval_stop HVREF refsig Output Mux. outmux Temp. Decim. tdecframes ASR asr_enable ASR asr_status Macrovision mcv_status Macrovision mcv_start Macrovision mcv_stop Micronas ...
Page 71
... Only 16 bit of data are 2 transferred per I C telegram C-Registers VPX Back-End Function Chip Identification Manufacture ID in accordance with JEDEC Solid State Products Engineering Council, Washington DC Micronas Code EC hex 16 bit part number (01: LSBs, 02: MSBs) VPX 3226E 3350 ; hex VPX 3225E 3352 hex VPX 3224E ...
Page 72
... Port B ADVANCE INFORMATION Default Name DRIVER_B strb1 strb2 OENA aen ben clken zen llc2en oeqdel latoeq oeq_dis LLC lowpow 2 C full speed 2 C full speed 2 C < 100 kbit/s iresen llc2 llc2_pol slowpow oldllc bstatus Micronas ...
Page 73
... Micronas 2 I C-Registers VPX Slicer Sync Slicer (of Data Slicer only) binary sync slicer level is compared with binary data (0 data 127) 0 vertical sync window enable 1 vertical sync window disable reserved (must be read don’ ...
Page 74
... ADVANCE INFORMATION Default Name accu 0 reset (one shot) 0 dcen 1 acen 0 soften 1 acaden 1 fltaden coeff_rd level_rd soft_cnt standard 1 ttx 0 ntsc 0 full 1 vps 1 wss 0 caption1 0 caption2 0 disquit h’55 reference h’55 h’27 h’00 mask h’00 h’00 tolerance out_mode 43 byte_cnt 1 fill64 0 dump Micronas ...
Page 75
... Note: For correct operation, do not change FP registers 20h and 21h while ASR is enabled. h’15e 12 r Status of automatic standard recognition bit[0] bit[1] bit[2] bit[3] bit[4] bit[4:0] Micronas FP-RAM VPX Front-End Standard Selection standard 0 PAL B,G,H,I (50 Hz) 4.433618 1 NTSC M (60 Hz) 3.579545 2 SECAM (50 Hz) 4 ...
Page 76
... DC rejection filter 0/1 disable/enable vertical peaking coring ADVANCE INFORMATION Default Name insel 00 vis 1 cis 00 ifc 10 cbw 0 fntch 0 lowp 3 hpllmd 0 sfif 0 ldly h’e7 comb_uc 3 nosel 1 ddr 2 hdg 3 vdg 0 vpk 0 misc_cmb_tst dcr cor Micronas ...
Page 77
... Micronas FP-RAM VPX Front-End Color Processing 0..4094 (2070 corresponds to 100% saturation) 4095 disabled (test mode only) DVCO 100 enable lock 0 disable lock 4095/0 ...
Page 78
... Function Hex of Bits h’170 12 r Status of macrovision detection bit[0]: bit[1]: h’171 12 w/r first line of macrovision detection window h’172 12 w/r last line of macrovision detection window 78 FP-RAM VPX Front-End Macrovision Detection AGC pulse detected pseudo sync detected ADVANCE INFORMATION Default Name mcv_status 6 mcv_start 15 mcv_stop Micronas ...
Page 79
... Number of Pixels bit[10:0]: bit[11]: Micronas FP-RAM VPX Back-End Read Table for Window #1 Delay of VACT relative to the trailing edge of HREF Load Table for Window #1 (WinLoadTab1) Vertical Begin (first active video line within a field) min. line number for 625/50 standards: 7 min. line number for 525/60 standards: 10 max ...
Page 80
... Contrast Brightness: Clamping Level 0 clamping level = 32, 1 clamping level = 16 Bypass Brightness Adder Bypass Contrast Multiplier reserved (must be set to zero) ADVANCE INFORMATION Default Name 0 peaking1 01 0 brightness1 lim16_1 32 contrast1 contr1 noise1 clamp1 bribyp1 conbyp1 Micronas ...
Page 81
... Number of Pixels bit[10:0]: bit[11]: Micronas FP-RAM VPX Back-End Read Table for Window #2 Delay of VACT relative to the trailing edge of HREF Load Table for Window #2 (WinLoadTab2) Vertical Begin (first active video line within a field) min. line number for 625/50 standards: 7 min. line number for 525/60 standards: 10 max ...
Page 82
... Contrast Brightness: Clamping Level 0 clamping level = 32, 1 clamping level = 16 Bypass Brightness Adder Bypass Contrast Multiplier reserved (must be set to zero) ADVANCE INFORMATION Default Name 0 peaking2 01 0 brightness2 lim16_2 32 contrast2 contr1 noise1 clamp1 bribyp1 conbyp1 Micronas ...
Page 83
... Slicer Data Size (0 corresponds to default value 64) Micronas FP-RAM VPX Back-End Load Table for VBI-Window VBI-window enable the selected VBI-window is activated only if this flag is set 0: disable 1: enable VBI mode two modes for the output of VBI-data are supported ...
Page 84
... Info Word reserved Sync timing mode 0: Open 1: Scan Mode for VACT reference signal 0 current window size 1 programmable size reserved ADVANCE INFORMATION Default Name Control- Word 0 settm 0 vactmode 0 1 latwin1 1 latwin2 0 disvact 0 disoef 0 1 lattdec 1 lattm InfoWord acttm acttm actvact Micronas ...
Page 85
... ADVANCE INFORMATION Address Number Mode Function Hex of Bits h’150 12 w/r Format Selection bit[1:0]: bit[2]: bit[3]: bit[4]: bit[5]: bit[6]: bit[7]: bit[8]: bit[9]: bit[10]: bit[11]: Micronas FP-RAM VPX Back-End Formatter Format Selector 00 4:2:2, ITU-R601 4:2:2, ITU-R656 4:2:2, BStream b r Shuffler 0 Port Port ...
Page 86
... VACT pin 1 connect ‘VBI active’ to TDO pin reserved (must be set to zero) Temporal Decimation ADVANCE INFORMATION Default Name 40 pval_start 720 pval_stop refsig 0 hpol 0 vpol 0 vlen 0 disfield 0 llcgate 0 outmux bmp bmpon double vbiact 3000 tdecframes Micronas ...
Page 87
... LLC to assure a fixed number of clock cycles per line. – clock-synchronized bus arbitration via OE (optional) External – 3.3 V digital supply voltage Micronas VPX 322xE 7.2. Differences between VPX 322xE and VPX 3220A The following items indicate the differences between the VPX 322xE and the VPX 3220A: ...
Page 88
... ADVANCE INFORMATION poll busy bit[2] until it is cleared write FP register write address poll busy bit[2] until it is cleared write data into FP register poll busy bit[2] until it is cleared write FP register read address poll busy bit[2] until it is cleared 0, 0); 0, 0); Micronas ...
Page 89
... MSC1393 HC49U Fox Electronics S50927-1(HC49U, 20.25 MHz) S50927-2(SMD, 20.25 MHz) Millennium MCRY-1042-S low profile HC49/S ECLIPTEK Co. ECX-5053-20.250M low profile ECX-5087-20.250M normal profile Micronas Country Phone/Fax Canada +1-(905) 623 4101 USA +1-(305) 593 6033 +1-(305) 594 3973 fax Germany +49-(7131) 581 251 ...
Page 90
J1 MINI DIN4 2.2uH S-Video 330pF L2 2.2uH C5 330pF RCA L3 Composite J2 Video 3.3uH C8 330pF RCA L4 C10 Composite J3 Video 3.3uH R4 680nF C11 C12 75 330pF 330pF Place the ...
Page 91
... ADVANCE INFORMATION Micronas VPX 322xE 91 ...
Page 92
... By this publication, Micronas GmbH does not assume re- sponsibility for patent infringements or other rights of third parties which may result from its use. Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes. ...