HD6432655F Renesas Electronics Corporation., HD6432655F Datasheet
HD6432655F
Available stocks
Related parts for HD6432655F
HD6432655F Summary of contents
Page 1
To all our customers Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April ...
Page 2
Cautions Keep safety first in your circuit designs! 1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may ...
Page 3
HD6432655, HD6472655, ADE-602-094C Rev. 4.0 3/6/03 Hitachi, Ltd. MC-Setsu H8S/2655 Series H8S/2655 H8S/2653 HD6432653 Hardware Manual ...
Page 4
...
Page 5
Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with ...
Page 6
The H8S/2655 Series is a series of high-performance microcontrollers with a 32-bit H8S/2600 CPU core, and a set of on-chip supporting functions required for system configuration. The H8S/2600 CPU can execute basic instructions in one state, and is provided with ...
Page 7
Main Revisions and Additions in This Edition Page Section 144 6.2.6. Memory Control Register (MCR): description of Bit 5 Description amendments 169 Figure 6-14 Example of Wait State Insertion Timing 211 Figure 6-47 Bus-Released State Transition Timing 265 Table 7-9 ...
Page 8
Page Section 1027 Figure C-7 (b) PortA Block Diagram (Pin PA 1028 Figure C-7 (c) PortA Block Diagram (Pins PA 1031 Figure C-10 PortD Block Diagram (Pin PD 1032 Figure C-11 PortE Block Diagram (Pin PE 1044, Table D-1 I/O ...
Page 9
Section 1 Overview ............................................................................................................ 1.1 Overview............................................................................................................................ 1.2 Block Diagram ................................................................................................................... 1.3 Pin Description................................................................................................................... 1.3.1 Pin Arrangement ................................................................................................... 1.3.2 Pin Functions in Each Operating Mode................................................................ 1.3.3 Pin Functions ........................................................................................................ 13 Section 2 CPU ..................................................................................................................... 21 2.1 Overview............................................................................................................................ 21 2.1.1 Features ................................................................................................................. ...
Page 10
Overview............................................................................................................... 65 2.9.2 On-Chip Memory (ROM, RAM).......................................................................... 65 2.9.3 On-Chip Supporting Module Access Timing ....................................................... 67 2.9.4 External Address Space Access Timing ............................................................... 68 Section 3 MCU Operating Modes 3.1 Overview............................................................................................................................ 69 3.1.1 Operating Mode Selection .................................................................................... 69 3.1.2 ...
Page 11
Pin Configuration.................................................................................................. 92 5.1.4 Register Configuration.......................................................................................... 93 5.2 Register Descriptions ......................................................................................................... 94 5.2.1 System Control Register (SYSCR)....................................................................... 94 5.2.2 Interrupt Control Registers (ICRA to ICRC)............................................ 95 5.2.3 Interrupt Priority Registers (IPRA to IPRK) ...
Page 12
Memory Control Register (MCR) ........................................................................ 144 6.2.7 DRAM Control Register (DRAMCR).................................................................. 147 6.2.8 Refresh Timer/Counter (RTCNT) ........................................................................ 150 6.2.9 Refresh Time Constant Register (RTCOR).......................................................... 150 6.3 Overview of Bus Control ................................................................................................... 151 6.3.1 Area Partitioning................................................................................................... 151 6.3.2 Bus Specifications ...
Page 13
When DDS=0........................................................................................................ 201 6.8 Burst ROM Interface.......................................................................................................... 202 6.8.1 Overview............................................................................................................... 202 6.8.2 Basic Timing......................................................................................................... 202 6.8.3 Wait Control.......................................................................................................... 204 6.9 Idle Cycle ........................................................................................................................... 205 6.9.1 Operation .............................................................................................................. 205 6.9.2 Pin States in Idle Cycle ......................................................................................... 207 6.10 Write Data ...
Page 14
Module Stop Control Register (MSTPCR)........................................................... 251 7.5 Operation............................................................................................................................ 252 7.5.1 Transfer Modes ..................................................................................................... 252 7.5.2 Sequential Mode ................................................................................................... 255 7.5.3 Idle Mode.............................................................................................................. 258 7.5.4 Repeat Mode ......................................................................................................... 261 7.5.5 Single Address Mode............................................................................................ 265 7.5.6 Normal Mode........................................................................................................ 268 7.5.7 Block ...
Page 15
Normal Mode........................................................................................................ 324 8.3.6 Repeat Mode ......................................................................................................... 325 8.3.7 Block Transfer Mode............................................................................................ 326 8.3.8 Chain Transfer ...................................................................................................... 328 8.3.9 Operation Timing.................................................................................................. 329 8.3.10 Number of DTC Execution States ........................................................................ 330 8.3.11 Procedures for Using DTC.................................................................................... 332 8.3.12 Examples of ...
Page 16
Overview............................................................................................................... 389 9.9.2 Register Configuration.......................................................................................... 390 9.9.3 Pin Functions ........................................................................................................ 392 9.9.4 MOS Input Pull-Up Function................................................................................ 394 9.10 Port C ................................................................................................................................. 395 9.10.1 Overview............................................................................................................... 395 9.10.2 Register Configuration.......................................................................................... 396 9.10.3 Pin Functions ........................................................................................................ 398 9.10.4 MOS Input Pull-Up Function................................................................................ ...
Page 17
Timer Synchro Register (TSYR) .......................................................................... 460 10.2.10 Module Stop Control Register (MSTPCR)........................................................... 461 10.3 Interface to Bus Master...................................................................................................... 462 10.3.1 16-Bit Registers .................................................................................................... 462 10.3.2 8-Bit Registers ...................................................................................................... 462 10.4 Operation............................................................................................................................ 464 10.4.1 Overview............................................................................................................... 464 10.4.2 Basic Functions..................................................................................................... 465 ...
Page 18
Inverted Pulse Output ........................................................................................... 536 11.3.6 Pulse Output Triggered by Input Capture............................................................. 537 11. 4 Usage Notes ....................................................................................................................... 538 11.4.1 Operation of Pulse Output Pins ............................................................................ 538 11.4.2 Note on Non-Overlapping Output ........................................................................ 538 Section 12 8-Bit Timers 12.1 ...
Page 19
Reset Control/Status Register (RSTCSR) ............................................................ 570 13.2.4 Notes on Register Access...................................................................................... 572 13.3 Operation............................................................................................................................ 574 13.3.1 Watchdog Timer Operation .................................................................................. 574 13.3.2 Interval Timer Operation ...................................................................................... 575 13.3.3 Timing of Setting Overflow Flag (OVF).............................................................. 575 13.3.4 Timing of Setting ...
Page 20
Block Diagram...................................................................................................... 644 15.1.3 Pin Configuration.................................................................................................. 645 15.1.4 Register Configuration.......................................................................................... 646 15.2 Register Descriptions ......................................................................................................... 647 15.2.1 Smart Card Mode Register (SCMR)..................................................................... 647 15.2.2 Serial Status Register (SSR) ................................................................................. 648 15.2.3 Serial Mode Register (SMR) ................................................................................ 649 15.2.4 Serial ...
Page 21
Section 17 D/A Converter 17.1 Overview............................................................................................................................ 701 17.1.1 Features ................................................................................................................. 701 17.1.2 Block Diagram...................................................................................................... 702 17.1.3 Pin Configuration.................................................................................................. 703 17.1.4 Register Configuration.......................................................................................... 703 17.2 Register Descriptions ......................................................................................................... 704 17.2.1 D/A Data Registers 0 and 1 (DADR0, DADR1).................................................. 704 17.2.2 D/A ...
Page 22
System Clock Control Register (SCKCR)............................................................ 729 20.3 Oscillator............................................................................................................................ 730 20.3.1 Connecting a Crystal Resonator............................................................................ 730 20.3.2 External Clock Input ............................................................................................. 732 20.4 Duty Adjustment Circuit.................................................................................................... 734 20.5 Medium-Speed Clock Divider ........................................................................................... 734 20.6 Bus Master Clock Selection Circuit................................................................................... 734 ...
Page 23
Usage Notes ....................................................................................................................... 785 Appendix A Instruction Set A.1 Instruction List ................................................................................................................... 787 A.2 Instruction Codes ............................................................................................................... 812 A.3 Operation Code Map.......................................................................................................... 827 A.4 Number of States Required for Instruction Execution....................................................... 831 A.5 Bus States During Instruction Execution ........................................................................... ...
Page 24
Overview The H8S/2655 Series is a series of microcomputers (MCUs: microcomputer units), built around the H8S/2600 CPU, employing Hitachi's proprietary architecture, and equipped with peripheral functions on-chip. The H8S/2600 CPU has an internal 32-bit architecture, is provided with sixteen ...
Page 25
Table 1-1 Overview Item Specification General-register machine CPU Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers) High-speed operation suitable for realtime control Maximum clock rate: 20 MHz High-speed arithmetic operations 8/16/32-bit register-register add/subtract : ...
Page 26
Table 1-1 Overview (cont) Item Specification Can be activated by internal interrupt or software Data transfer controller (DTC) Multiple transfers or multiple types of transfer possible for one activation source Transfer possible in repeat mode, block transfer mode, etc. Request ...
Page 27
Table 1-1 Overview (cont) Item Specification Medium-speed mode Power-down state Sleep mode Module stop mode Software standby mode Hardware standby mode Operating modes Seven MCU operating modes Mode Built-in duty correction circuit Clock ...
Page 28
Block Diagram Figure 1-1 shows an internal block diagram of the H8S/2655 Series EXTAL XTAL STBY RES WDTOVF NMI PF /ø / /RD 5 Port PF /HWR 4 F ...
Page 29
Pin Description 1.3.1 Pin Arrangement Figures 1-2 and 1-3 show the pin arrangement of the H8S/2655 Series ...
Page 30
...
Page 31
Pin Functions in Each Operating Mode Table 1-2 shows the pin functions of the H8S/2655 Series in each of the operating modes. Table 1-2 Pin Functions in Each Operating Mode Pin No. TFP-120 FP-128 Mode ...
Page 32
Table 1-2 Pin Functions in Each Operating Mode (cont) Pin No. TFP-120 FP-128 Mode /IRQ /IRQ /IRQ 6 2 — — ...
Page 33
Table 1-2 Pin Functions in Each Operating Mode (cont) Pin No. TFP-120 FP-128 Mode /RxD /SCK /SCK ...
Page 34
Table 1-2 Pin Functions in Each Operating Mode (cont) Pin No. TFP-120 FP-128 Mode 1 RES NMI STBY XTAL 78 86 EXTAL ...
Page 35
Table 1-2 Pin Functions in Each Operating Mode (cont) Pin No. TFP-120 FP-128 Mode 1 102 112 P4 / 103 113 AV SS 104 114 V SS 105 115 P1 / TIOCB2/ ...
Page 36
Pin Functions Table 1-3 outlines the pin functions of the H8S/2655 Series. Table 1-3 Pin Functions Type Symbol Power Clock XTAL EXTAL ø Pin No. TFP-120 FP-128 I/O 1, 33, 5, 39, Input 52, 76, ...
Page 37
Table 1-3 Pin Functions (cont) Type Symbol Operating mode control MD 0 RES System control STBY BREQ BREQO BACK 14 Pin No. TFP-120 FP-128 I/O 115 to 125 to Input 113 123 73 81 Input 75 83 ...
Page 38
Table 1-3 Pin Functions (cont) Type Symbol Interrupts NMI IRQ to 7 IRQ 0 Address bus Data bus Bus control HWR Pin No. ...
Page 39
Table 1-3 Pin Functions (cont) Type Symbol LWR Bus control CAS/ OE WAIT LCAS DREQ DMA controller , 1 DREQ (DMAC) 0 TEND , 1 TEND 0 DACK , 1 DACK 0 16 Pin No. TFP-120 FP-128 I ...
Page 40
Table 1-3 Pin Functions (cont) Type Symbol 16-bit timer- TCLKD to pulse unit TCLKA (TPU) TIOCA0, TIOCB0, TIOCC0, TIOCD0 TIOCA1, TIOCB1 TIOCA2, TIOCB2 TIOCA3, TIOCB3, TIOCC3, TIOCD3 TIOCA4, TIOCB4 TIOCA5, TIOCB5 Pin No. TFP-120 FP-128 I/O 105, 107, 115, 117, ...
Page 41
Table 1-3 Pin Functions (cont) Type Symbol Programmable pulse generator PO 0 (PPG) 8-bit timer TMO , 0 TMO 1 TMCI , 0 TMCI 1 TMRI , 0 TMRI 1 WDTOVF Watchdog timer (WDT) Serial TxD , ...
Page 42
Table 1-3 Pin Functions (cont) Type Symbol A/D converter AV CC and D/A converters ref I/O ports ...
Page 43
Table 1-3 Pin Functions (cont) Type Symbol I/O ports ...
Page 44
Overview The H8S/2600 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2600 CPU has sixteen 16-bit general registers, can address a 16-Mbyte (architecturally 4-Gbyte) linear ...
Page 45
High-speed operation All frequently-used instructions execute in one or two states Maximum clock rate 8/16/32-bit register-register add/subtract : 8-bit register-register multiply 16 ÷ 8-bit register-register divide 16 16-bit register-register multiply 32 ÷ 16-bit register-register divide Two CPU ...
Page 46
Enhanced instructions Addressing modes of bit-manipulation instructions have been enhanced. Signed multiply and divide instructions have been added. A multiply-and-accumulate instruction has been added. Two-bit shift instructions have been added. Instructions for saving and restoring multiple registers have been added. ...
Page 47
CPU Operating Modes The H8S/2600 CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte total address space (architecturally a maximum 16-Mbyte program area and a maximum ...
Page 48
Exception Vector Table and Memory Indirect Branch Addresses: In normal mode the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits (figure 2-2). The exception vector table differs depending ...
Page 49
Stack Structure: When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown ...
Page 50
Exception Vector Table and Memory Indirect Branch Addresses: In advanced mode the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and ...
Page 51
Stack Structure: In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are ...
Page 52
Address Space Figure 2-6 shows a memory map of the H8S/2600 CPU. The H8S/2600 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode. H'0000 ...
Page 53
Register Configuration 2.4.1 Overview The CPU has the internal registers shown in figure 2-7. There are two types of registers: general registers and control registers. General Registers (Rn) and Extended Registers (En) 15 ER0 ER1 ER2 ER3 ER4 ER5 ...
Page 54
General Registers The CPU has eight 32-bit general registers. These general registers are all functionally alike and can be used as both address registers and data registers. When a general register is used as a data register, it can ...
Page 55
General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2-9 shows the stack. SP (ER7) 2.4.3 Control Registers The control registers are ...
Page 56
Bits 2 to 0—Interrupt Mask Bits (I2 to I0): These bits designate the interrupt mask level (0 to 7). For details, refer to section 5, Interrupt Controller. Operations can be performed on the EXR bits by the LDC, STC, ANDC, ...
Page 57
Some instructions leave some or all of the flag bits unchanged. For the action of each instruction on the flag bits, refer to Appendix A.1, List of Instructions. Operations can be performed on the CCR bits by the LDC, STC, ...
Page 58
Data Formats The CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit … byte operand data. The ...
Page 59
Data Type Register Number Word data Rn Word data En 15 MSB Longword data ERn 31 MSB En Legend ERn: General register ER En: General register E Rn: General register R RnH: General register RH RnL: General register RL MSB: ...
Page 60
Memory Data Formats Figure 2-11 shows the data formats in memory. The CPU can access word data and longword data in memory, but word or longword data must begin at an even address attempt is made to ...
Page 61
Instruction Set 2.6.1 Overview The H8S/2600 CPU has 69 types of instructions. The instructions are classified by function in table 2-1. Table 2-1 Instruction Classification Function Instructions Data transfer MOV 1 POP* , PUSH* LDM, STM MOVFPE, MOVTPE Arithmetic ...
Page 62
Instructions and Addressing Modes Table 2-2 indicates the combinations of instructions and addressing modes that the H8S/2600 CPU can use. Table 2.2 Combinations of Instructions and Addressing Modes — @@aa:8 @(d:16,PC) @(d:8,PC) @aa:32 @aa:24 @aa:16 @aa:8 @–ERn/@ERn+ @(d:32,ERn) @(d:16,ERn) ...
Page 63
Table 2.2 Combinations of Instructions and Addressing Modes (cont) — @@aa:8 @(d:16,PC) @(d:8,PC) @aa:32 @aa:24 @aa:16 @aa:8 @–ERn/@ERn+ @(d:32,ERn) @(d:16,ERn) @ERn Rn #xx 40 ...
Page 64
Table of Instructions Classified by Function Table 2-3 summarizes the instructions in each functional category. The notation used in table 2-3 is defined below. Operation Notation Rd General register (destination)* Rs General register (source)* Rn General register* ERn General ...
Page 65
Table 2-3 Instructions Classified by Function Type Instruction Data transfer MOV MOVFPE MOVTPE POP PUSH LDM STM Note: * Size refers to the operand size. B: Byte W: Word L: Longword 42 Size* Function B/W/L (EAs) Rd, Rs Moves data ...
Page 66
Table 2-3 Instructions Classified by Function (cont) Type Instruction Arithmetic ADD operations SUB ADDX SUBX INC DEC ADDS SUBS DAA DAS MULXU MULXS DIVXU Note: * Size refers to the operand size. B: Byte W: Word L: Longword Size* Function ...
Page 67
Table 2-3 Instructions Classified by Function (cont) Type Instruction Arithmetic DIVXS operations CMP NEG EXTU EXTS TAS MAC CLRMAC LDMAC STMAC Note: * Size refers to the operand size. B: Byte W: Word L: Longword 44 Size* Function B/W Rd ...
Page 68
Table 2-3 Instructions Classified by Function (cont) Type Instruction Logic AND operations OR XOR NOT Shift SHAL operations SHAR SHLL SHLR ROTL ROTR ROTXL ROTXR Note: * Size refers to the operand size. B: Byte W: Word L: Longword Size* ...
Page 69
Table 2-3 Instructions Classified by Function (cont) Type Instruction Bit- BSET manipulation instructions BCLR BNOT BTST BAND BIAND BOR BIOR Note: * Size refers to the operand size. B: Byte 46 Size* Function B 1 (<bit-No.> of <EAd>) Sets a ...
Page 70
Table 2-3 Instructions Classified by Function (cont) Type Instruction Bit- BXOR manipulation instructions BIXOR BLD BILD BST BIST Note: * Size refers to the operand size. B: Byte Size* Function B C (<bit-No.> of <EAd>) Exclusive-ORs the carry flag with ...
Page 71
Table 2-3 Instructions Classified by Function (cont) Type Instruction Branch Bcc instructions JMP BSR JSR RTS 48 Size* Function — Branches to a specified address if a specified condition is true. The branching conditions are listed below. Mnemonic BRA(BT) BRN(BF) ...
Page 72
Table 2-3 Instructions Classified by Function (cont) Type Instruction System control TRAPA instructions RTE SLEEP LDC STC ANDC ORC XORC NOP Note: * Size refers to the operand size. B: Byte W: Word Size* Function — Starts trap-instruction exception handling. ...
Page 73
Table 2-3 Instructions Classified by Function (cont) Type Instruction Block data EEPMOV.B transfer instruction EEPMOV.W 2.6.4 Basic Instruction Formats The H8S/2655 Series instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field ...
Page 74
Figure 2-12 shows examples of instruction formats. (1) Operation field only (2) Operation field and register fields op (3) Operation field, register fields, and effective address extension op (4) Operation field, effective address extension, and condition field op cc Figure ...
Page 75
Addressing Modes and Effective Address Calculation 2.7.1 Addressing Mode The CPU supports the eight addressing modes listed in table 2-4. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and ...
Page 76
Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn: Register indirect with post-increment—@ERn+ The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed ...
Page 77
Immediate—#xx:8, #xx:16, or #xx:32: The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand. The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in ...
Page 78
If an odd address is specified in word or longword memory access branch address, the least significant bit is regarded as 0, causing data to be accessed or instruction code to be fetched at the address preceding ...
Page 79
Table 2.6 Effective Address Calculation 56 ...
Page 80
Table 2.6 Effective Address Calculation (cont) 57 ...
Page 81
Table 2.6 Effective Address Calculation (cont) 58 ...
Page 82
Processing States 2.8.1 Overview The CPU has five main processing states: the reset state, exception handling state, program execution state, bus-released state, and power-down state. Figure 2-14 shows a diagram of the processing states. Figure 2-15 indicates the state ...
Page 83
End of bus request Bus-released state End of exception handling Exception-handling state RES = high *1 Reset state From any state except hardware standby mode, a transition to the reset state occurs whenever RES Notes: 1. goes low. A transition ...
Page 84
Exception-Handling State The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to a reset, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table ...
Page 85
Reset Exception Handling After the RES pin has gone low and the reset state has been entered, when RES goes high again, reset exception handling starts. When reset exception handling starts the CPU fetches a start address (vector) from ...
Page 86
Normal mode SP CCR CCR* PC (16 bits) (a) Interrupt control modes 0 and 1 Advanced mode SP CCR PC (24 bits) (c) Interrupt control modes 0 and 1 Note: *Ignored when returning. Figure 2-16 Stack Structure after Exception Handling ...
Page 87
Program Execution State In this state the CPU executes program instructions in sequence. 2.8.5 Bus-Released State This is a state in which the bus has been released in response to a bus request from a bus master other than ...
Page 88
Basic Timing 2.9.1 Overview The H8S/2600 CPU is driven by a system clock, denoted by the symbol ø. The period from one rising edge of ø to the next is referred "state." The memory cycle or ...
Page 89
Address bus AS RD HWR, LWR Data bus Figure 2-18 Pin States during On-Chip Memory Access 66 Bus cycle T1 Unchanged High High High High-impedance state ...
Page 90
On-Chip Supporting Module Access Timing The on-chip supporting modules are accessed in two states. The data bus is either 8 bits or 16 bits wide, depending on the particular internal I/O register being accessed. Figure 2-19 shows the access ...
Page 91
Address bus AS RD HWR, LWR Data bus Figure 2-20 Pin States during On-Chip Supporting Module Access 2.9.4 External Address Space Access Timing The external address space is accessed with an 8-bit or 16-bit data bus width in a ...
Page 92
Section 3 MCU Operating Modes 3.1 Overview 3.1.1 Operating Mode Selection The H8S/2655 Series has seven operating modes (modes 1 to 7). These modes enable selection of the CPU operating mode, enabling/disabling of on-chip ROM, and the initial bus width ...
Page 93
Note that the functions of each pin depend on the operating mode. The H8S/2655 Series can be used only in modes This means that the mode pins must be set to select one of these modes. Do ...
Page 94
Register Descriptions 3.2.1 Mode Control Register (MDCR) Bit : 7 — Initial value : 1 R/W : — Note: * Determined by pins MD MDCR is an 8-bit read-only register that indicates the current operating mode of the H8S/2655 ...
Page 95
Bit 6—Reserved: Read-only bit, always read as 0. Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select the control mode of the interrupt controller. For details of the interrupt control modes, see section 5.4.1, Interrupt ...
Page 96
Operating Mode Descriptions 3.3.1 Mode 1 The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is disabled, and 8-bit bus mode is set, immediately after a reset. Ports B and C function as an ...
Page 97
Mode 5 The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is disabled. Ports A, B and C function as an address bus, ports D and E function as a data bus, and part ...
Page 98
Pin Functions in Each Operating Mode The pin functions of ports vary depending on the operating mode. Table 3-3 shows their functions in each operating mode. Table 3-3 Pin Functions in Each Mode Port Mode 1 ...
Page 99
Memory Map in Each Operating Mode Figure 3-1 shows a memory map for each of the operating modes. The address space is 64 kbytes in modes (normal modes), and 16 Mbytes in modes ...
Page 100
Modes 4 and 5 (advanced expanded modes with on-chip ROM disabled) H'000000 External address space H'FFEC00 3 On-chip RAM* H'FFFBFF External address H'FFFC00 space H'FFFE3F Internal I/O registers H'FFFF08 External address space H'FFFF28 Internal I/O registers H'FFFFFF Notes: 1. When ...
Page 101
78 ...
Page 102
Section 4 Exception Handling 4.1 Overview 4.1.1 Exception Handling Types and Priority As table 4-1 indicates, exception handling may be caused by a reset, trap instruction, or interrupt. Exception handling is prioritized as shown in table 4-1. If two or ...
Page 103
For a reset exception, steps 2 and 3 above are carried out. 4.1.3 Exception Vector Table The exception sources are classified as shown in figure 4-1. Different vector addresses are assigned to different exception sources. Table 4-2 lists the exception ...
Page 104
Table 4-2 Exception Vector Table Exception Source Power-on reset Manual reset Reserved for system use Trace Reserved for system use External interrupt NMI Trap instruction (4 sources) Reserved for system use External interrupt IRQ 0 IRQ 1 IRQ 2 IRQ ...
Page 105
Reset 4.2.1 Overview A reset has the highest exception priority. When the RES pin goes low, all processing halts and the H8S/2655 Series enters the reset state. A reset initializes the internal state of the CPU and the registers ...
Page 106
Reset Sequence The H8S/2655 Series enters the reset state when the RES pin goes low. To ensure that the H8S/2655 Series is reset, hold the RES pin low for at least power-up. To reset the H8S/2655 ...
Page 107
RES Address bus RD HWR, LWR (1) (3) Reset exception handling vector address ((1) = H'000000, (3) = H'000002) (2) (4) Start address (contents of reset exception handling vector address) (5) Start address ((5) ...
Page 108
Traces Traces are enabled in interrupt control modes 2 and 3. Trace mode is not activated in interrupt control modes 0 and 1, irrespective of the state of the T bit. For details of interrupt control modes, see section ...
Page 109
Interrupts Interrupt exception handling can be requested by nine external sources (NMI, IRQ 52 internal sources in the on-chip supporting modules. Figure 4-4 classifies the interrupt sources and the number of interrupts of each type. The on-chip supporting modules ...
Page 110
Trap Instruction Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state. The TRAPA instruction fetches a start address from a vector table ...
Page 111
Stack Status after Exception Handling Figure 4-5 shows the stack after completion of trap instruction exception handling and interrupt exception handling. SP CCR CCR* PC (16 bits) (a) Interrupt control modes 0 and 1 Note: * Ignored on return. ...
Page 112
Notes on Use of the Stack When accessing word data or longword data, the H8S/2655 Series assumes that the lowest address bit is 0. The stack should always be accessed by word transfer instruction or longword transfer instruction, and ...
Page 113
90 ...
Page 114
Section 5 Interrupt Controller 5.1 Overview 5.1.1 Features The H8S/2655 Series controls interrupts by means of an interrupt controller. The interrupt controller has the following features: Four interrupt control modes Any of four interrupt control modes can be set by ...
Page 115
Block Diagram A block diagram of the interrupt controller is shown in Figure 5-1. INTM1 INTM0 SYSCR NMIEG NMI input NMI input unit IRQ input ISCR Internal interrupt request WOVI to TEI Interrupt controller Legend : IRQ sense control ...
Page 116
Table 5-1 Interrupt Controller Pins Name Symbol Nonmaskable interrupt NMI IRQ External interrupt requests 5.1.4 Register Configuration Table 5-2 summarizes the registers of the interrupt controller. Table 5-2 Interrupt Controller Registers Name System control register IRQ sense ...
Page 117
Register Descriptions 5.2.1 System Control Register (SYSCR) Bit : 7 MACS — Initial value : 0 R/W : R/W — SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, and the detected edge for NMI. Only ...
Page 118
Interrupt Control Registers (ICRA to ICRC) Bit : 7 ICR7 ICR6 Initial value : 0 R/W : R/W R/W The ICR registers are three 8-bit readable/writable registers that set the interrupt control level for interrupts other ...
Page 119
Table 5-4 Correspondence between Interrupt Sources and IPR Settings Register IPRA IPRB IPRC IPRD IPRE IPRF IPRG IPRH IPRI IPRJ IPRK As shown in table 5-4, multiple interrupts are assigned to one IPR. Setting a value in the range from ...
Page 120
IRQ Enable Register (IER) IER is an 8-bit readable/writable register that controls enabling and disabling of interrupt requests IRQ to IRQ . Bit : IRQ7E IRQ6E Initial value : 0 R/W : R/W R/W IER is ...
Page 121
Bits IRQ Sense Control A and B (IRQ7SCA, IRQ7SCB) to IRQ 7 (IRQ0SCA, IRQ0SCB) Bits IRQ7SCB to IRQ7SCA to IRQ0SCB IRQ0SCA 5.2.6 IRQ Status Register (ISR) Bit : ...
Page 122
Bits 7 to 0—IRQ to IRQ flags (IRQ7F to IRQ0F): These bits indicate the status of IRQ 7 0 IRQ interrupt requests. 0 Bit n IRQnF Description 0 [Clearing conditions] (Initial value) Cleared by reading IRQnF flag when IRQnF = ...
Page 123
Interrupt Sources Interrupt sources comprise external interrupts (NMI and IRQ sources). 5.3.1 External Interrupts There are nine external interrupts: NMI and IRQ be used to restore the H8S/2655 Series from software standby mode. NMI Interrupt: NMI is the highest-priority ...
Page 124
IRQnSCA, IRQnSCB Edge/level detection circuit IRQ input n Note Figure 5-2 Block Diagram of Interrupts IRQ Figure 5-3 shows the timing of setting IRQnF. ø IRQ n input pin IRQnF The vector numbers for IRQ 7 ...
Page 125
Internal Interrupts There are 52 sources for internal interrupts from on-chip supporting modules. For each on-chip supporting module there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. If ...
Page 126
Table 5-5 Interrupt Sources, Vector Addresses, and Interrupt Priorities Interrupt Source NMI IRQ 0 IRQ 1 IRQ 2 IRQ 3 IRQ 4 IRQ 5 IRQ 6 IRQ 7 SWDTEND (software activation interrupt end) WOVI (interval timer) CMI (compare match) Reserved ...
Page 127
Table 5-5 Interrupt Sources, Vector Addresses, and Interrupt Priorities (cont) Interrupt Source TGI1A (TGR1A input capture/compare match) TGI1B (TGR1B input capture/compare match) TCI1V (overflow 1) TCI1U (underflow 1) TGI2A (TGR2A input capture/compare match) TGI2B (TGR2B input capture/compare match) TCI2V (overflow ...
Page 128
Table 5-5 Interrupt Sources, Vector Addresses, and Interrupt Priorities (cont) Interrupt Source CMIA0 (compare match A0) CMIB0 (compare match B0) OVI0 (overflow 0) Reserved CMIA1 (compare match A1) CMIB1 (compare match B1) OVI1 (overflow 1) Reserved DEND0A (channel 0/ channel ...
Page 129
Interrupt Operation 5.4.1 Interrupt Control Modes and Interrupt Operation Interrupt operations in the H8S/2655 Series differ depending on the interrupt control mode. NMI interrupts are accepted at all times except in the reset state and the hardware standby state. ...
Page 130
Figure 5-4 shows a block diagram of the priority decision circuit. ICR Interrupt acceptance Interrupt control and source 3-level mask control Interrupt control modes 0, 1, and 3 Figure 5-4 Block Diagram of Interrupt Control Operation (1) Interrupt Acceptance Control ...
Page 131
Table 5-7 Interrupts Selected in Each Interrupt Control Mode (1) Interrupt Control Mode Legend * : Don't care (2) 8-Level Control In interrupt control modes 2 and 3, 8-level mask level determination is performed according to ...
Page 132
Default Priority Determination When an interrupt is selected by 8-level control, its priority is determined and a vector number is generated. If the same value is set for IPR and ICR, acceptance of multiple interrupts is enabled, and so ...
Page 133
Interrupt Control Mode 0 Enabling and disabling of IRQ interrupts and on-chip supporting module interrupts can be set by means of the I bit in the CPU’s CCR, and ICR. Interrupts are enabled when the I bit is cleared ...
Page 134
Program execution status Interrupt generated? Yes Control level 1 interrupt? Yes No IRQ 0 No Yes IRQ 1 Yes TEI2 Yes Save PC and CCR Read vector address Branch to interrupt handling routine Figure 5-5 Flowchart of Procedure Up to ...
Page 135
Interrupt Control Mode 1 Three-level masking is implemented for IRQ interrupts and on-chip supporting module interrupts by means of the I and UI bits in the CPU’s CCR, and ICR. Control level 0 interrupt requests are enabled when the ...
Page 136
If an interrupt source occurs when the corresponding interrupt enable bit is set interrupt request is sent to the interrupt controller. [2] When interrupt requests are sent to the interrupt controller, a control level 1 interrupt, ...
Page 137
Control level 1 interrupt? No IRQ 0 Yes IRQ I=0 Figure 5-7 Flowchart of Procedure Up to Interrupt Acceptance in 114 Program execution status Interrupt generated? Yes Yes NMI No No Yes IRQ 0 No Yes 1 Yes TEI2 Yes ...
Page 138
Interrupt Control Mode 2 Eight-level masking is implemented for IRQ interrupts and on-chip supporting module interrupts by comparing the interrupt mask level set by bits EXR in the CPU with IPR. Figure 5-8 shows a ...
Page 139
Level 7 interrupt? Yes Mask level 6 or below? Yes Figure 5-8 Flowchart of Procedure Up to Interrupt Acceptance in 116 Program execution status No Interrupt generated? Yes Yes NMI Level 6 interrupt? No Yes No Mask ...
Page 140
Interrupt Control Mode 3 Control of IRQ interrupts and on-chip supporting module interrupts is performed by a combination of interrupt masking set by the I and UI bits and control level setting by ICR, based on 8-level interrupt mask ...
Page 141
If an interrupt source occurs when the corresponding interrupt enable bit is set interrupt request is sent to the interrupt controller. [2] When interrupt requests are sent to the interrupt controller, it performs interrupt acceptance control. ...
Page 142
Highest-priority selection Priority level > mask level? Figure 5-10 Flowchart of Procedure Up to Interrupt Acceptance in 5.4.6 Interrupt Exception Handling Sequence Figure 5-11 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control ...
Page 143
Figure 5-11 Interrupt Exception Handling 120 ...
Page 144
Interrupt Response Times The H8S/2655 Series is capable of fast word transfer instruction to on-chip memory, and the program area is provided in on-chip ROM and the stack area in on-chip RAM, enabling high- speed processing. Table 5-10 shows ...
Page 145
Usage Notes 5.5.1 Contention between Interrupt Generation and Disabling When an interrupt enable bit is cleared disable interrupts, the disabling becomes effective after execution of the instruction. In other words, when an interrupt enable bit is ...
Page 146
Instructions that Disable Interrupts Instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions is executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit or ...
Page 147
DTC and DMAC Activation by Interrupt 5.6.1 Overview The DTC and DMAC can be activated by an interrupt. In this case, the following options are available: Interrupt request to CPU Activation request to DTC Activation request to DMAC Selection ...
Page 148
Operation The interrupt controller has three main functions in DTC and DMAC control. (1) Selection of Interrupt Source: With the DMAC, the activation source is input directly to each channel. The activation source for each DMAC channel is selected ...
Page 149
Table 5-12 Interrupt Source Selection and Clearing Control Settings DMAC DTC DTA DTCE Legend : The relevant interrupt is used. Interrupt source clearing is performed. (The CPU should clear the source flag in the interrupt ...
Page 150
Section 6 Bus Controller 6.1 Overview The H8S/2655 Series has a built-in bus controller (BSC) that manages the external address space divided into eight areas. The bus specifications, such as bus width and number of access states, can be set ...
Page 151
Pseudo-SRAM (PSRAM) direct interface PSRAM interface can be set for areas (in advanced mode) Burst operation (static column mode) T cycle insertion to secure RAS precharging time P Choice of auto-refreshing or self-refreshing Burst ROM interface Burst ...
Page 152
Block Diagram Figure 6-1 shows a block diagram of the bus controller External bus control signals BREQ BACK BREQO WAIT External DRAM/ PSRAM control signals Figure 6-1 Block Diagram of Bus Controller Area decoder ...
Page 153
Pin Configuration Table 6-1 summarizes the pins of the bus controller. Table 6-1 Bus Controller Pins Name Address strobe Read High write/write enable/upper write enable Low write/lower column address strobe/lower write enable Chip select 0 Chip select 1 Chip ...
Page 154
Table 6-1 Bus Controller Pins (cont) Name Chip select 4/row address strobe 4 Chip select 5/row address strobe 5 Chip select 6 Chip select 7 Upper column address strobe/ column address strobe/output enable/refresh Lower column strobe Wait Bus request Bus ...
Page 155
Register Configuration Table 6-2 summarizes the registers of the bus controller. Table 6-2 Bus Controller Registers Name Bus width control register Access state control register Wait control register H Wait control register L Bus control register H Bus control ...
Page 156
Register Descriptions 6.2.1 Bus Width Control Register (ABWCR) Bit : 7 ABW7 Modes Initial value : R/W Mode 4 Initial value : R/W ABWCR is an 8-bit ...
Page 157
Access State Control Register (ASTCR) Bit : 7 AST7 Initial value : 1 R/W : R/W ASTCR is an 8-bit readable/writable register that designates each area as either a 2-state access space or a 3-state access space. ASTCR sets ...
Page 158
Wait Control Registers H and L (WCRH, WCRL) WCRH and WCRL are 8-bit readable/writable registers that select the number of program wait states for each area. In normal mode, only part of area enabled, and bits ...
Page 159
Bits 5 and 4—Area 6 Wait Control 1 and 0 (W61, W60): These bits select the number of program wait states when area 6 in external space is accessed while the AST6 bit in ASTCR is set to 1. Bit ...
Page 160
WCRL Bit : 7 W31 Initial value : 1 R/W : R/W Bits 7 and 6—Area 3 Wait Control 1 and 0 (W31, W30): These bits select the number of program wait states when area 3 in external space ...
Page 161
Bits 3 and 2—Area 1 Wait Control 1 and 0 (W11, W10): These bits select the number of program wait states when area 1 in external space is accessed while the AST1 bit in ASTCR is set to 1. Bit ...
Page 162
Bus Control Register H (BCRH) Bit : 7 ICIS1 Initial value : 1 R/W : R/W BCRH is an 8-bit readable/writable register that selects enabling or disabling of idle cycle insertion, and the memory interface for areas 2 to ...
Page 163
Bit 4—Burst Cycle Select 1 (BRSTS1): Selects the number of burst cycles for the burst ROM interface. Bit 4 BRSTS1 Description 0 Burst cycle comprises 1 state 1 Burst cycle comprises 2 states Bit 3—Burst Cycle Select 0 (BRSTS0): Selects ...
Page 164
Bus Control Register L (BCRL) Bit : 7 BRLE BREQOE Initial value : 0 R/W : R/W BCRL is an 8-bit readable/writable register that performs selection of the external bus-released state protocol, the area partition unit, the LCAS signal, ...
Page 165
Bit 5—External Address Enable (EAE): Selects whether addresses H'010000 to H'01FFFF are to be internal addresses or external addresses. This setting is invalid in normal mode. Bit 5 EAE Description 0 Addresses H'010000 to H'01FFFF are in on-chip ROM (in ...
Page 166
Bit 2—Area Partition Unit Select (ASS): Selects the area partition unit. Bit 2 ASS Description 0 Area partition unit is 128 kbytes (1 Mbit) 1 Area partition unit is 2 Mbytes (16 Mbits) Bit 1—Write Data Buffer Enable (WDBE): Selects ...
Page 167
Memory Control Register (MCR) Bit : 7 TPC Initial value : 0 R/W : R/W MCR is an 8-bit readable/writable register that selects the DRAM strobe control method, number of precharge cycles, access mode, address multiplexing shift size, and ...
Page 168
Bit 5—RAS Down Mode (RCDM): When areas are designated as DRAM space and access to DRAM is interrupted, RCDM selects whether the next DRAM access is waited for with the RAS signal held low (RAS down mode), ...
Page 169
Bits 3 and 2—Multiplex Shift Count 1 and 0 (MXC1, MXC0): These bits select the size of the shift to the lower half of the row address in row address/column address multiplexing for the DRAM interface. In burst operation on ...
Page 170
DRAM Control Register (DRAMCR) Bit : 7 RFSHE Initial value : 0 R/W : R/W DRAMCR is an 8-bit readable/writable register that selects the DRAM refresh mode and refresh counter clock, and controls the refresh timer. DRAMCR is initialized ...
Page 171
Bit 5—Refresh Mode (RMODE): When refresh control is performed (RFSHE = 1), this bit selects whether normal refreshing (CAS-before-RAS refreshing for the DRAM interface, auto- refreshing for the PSRAM interface) or self-refreshing is performed. Bit 5 RMODE Description 0 DRAM ...
Page 172
Bits 2 to 0—Refresh Counter Clock Select (CKS2 to CKS0): These bits select the clock to be input to RTCNT from among 7 internal clocks obtained by dividing the system clock (ø). When the input clock is selected with bits ...
Page 173
Refresh Timer/Counter (RTCNT) Bit : 7 Initial value : 0 R/W : R/W RTCNT is an 8-bit readable/writable up-counter. RTCNT counts up using the internal clock selected by bits CKS2 to CKS0 in DRAMCR. When RTCNT matches RTCOR (compare ...
Page 174
Overview of Bus Control 6.3.1 Area Partitioning In advanced mode, the bus controller partitions the 16 Mbytes address space into eight areas 128-kbyte or 2-Mbyte units, and performs bus control for external space in area ...
Page 175
Bus Specifications The external space bus specifications consist of three elements: bus width, number of access states, and number of program wait states. The bus width and number of access states for on-chip memory and internal I/O registers are ...
Page 176
Table 6-3 Bus Specifications for Each Area (Basic Bus Interface) ABWCR ASTCR WCRH, WCRL ABWn ASTn Wn1 0 0 — — 6.3.3 Memory Interfaces The H8S/2655 Series memory interfaces comprise a basic ...
Page 177
Advanced Mode The initial state of each area is basic bus interface, 3-state access space. The initial bus width is selected according to the operating mode. The bus specifications described here cover basic items only, and the sections on ...
Page 178
Area 7: Area 7 includes the on-chip RAM and internal I/O registers. In external expansion mode, the space excluding the on-chip RAM and internal I/O registers is external space. The on-chip RAM is enabled when the RAME bit in the ...
Page 179
Chip Select Signals The H8S/2655 Series can output chip select signals (CS driven low when the corresponding external space area is accessed. In normal mode, only the CS signal can be output. Figure 6-3 shows an example of CS ...
Page 180
Basic Bus Interface 6.4.1 Overview The basic bus interface enables direct connection of ROM, SRAM, and so on. The bus specifications can be selected with ABWCR, ASTCR, WCRH, and WCRL (see table 6-3). 6.4.2 Data Size and Data Alignment ...
Page 181
Access Space: Figure 6-5 illustrates data alignment control for the 16-bit access space. With the 16-bit access space, the upper data bus (D for accesses. The amount of data that can be accessed at one time is one byte ...
Page 182
Valid Strobes Table 6-4 shows the data buses used and valid strobes for the access spaces read, the RD signal is valid without discrimination between the upper and lower halves of the data bus write, ...
Page 183
Basic Timing 8-Bit 2-State Access Space: Figure 6-6 shows the bus timing for an 8-bit 2-state access space. When an 8-bit access space is accessed , the upper half (D The LWR pin is fixed high. Wait states cannot ...
Page 184
Access Space: Figure 6-7 shows the bus timing for an 8-bit 3-state access space. When an 8-bit access space is accessed, the upper half (D The LWR pin is fixed high. Wait states can be inserted. ø Address ...
Page 185
Access Space: Figures 6-8 to 6-10 show bus timings for a 16-bit 2-state access space. When a 16-bit access space is accessed, the upper half (D for the even address, and the lower half (D Wait states cannot ...
Page 186
Address bus Read HWR LWR Write Note Figure 6-9 Bus ...
Page 187
Address bus Read HWR LWR Write Note Figure 6-10 Bus Timing for 16-Bit 2-State Access Space (3) (Word ...
Page 188
Access Space: Figures 6-11 to 6-13 show bus timings for a 16-bit 3-state access space. When a 16-bit access space is accessed , the upper half (D for the even address, and the lower half (D Wait states ...
Page 189
Address bus Read HWR LWR Write Note Figure 6-12 Bus ...
Page 190
Address bus Read HWR LWR Write Note Figure 6-13 Bus ...
Page 191
Wait Control When accessing external space, the H8S/2655 Series can extend the bus cycle by inserting one or more wait states (T ). There are two ways of inserting wait states: program wait insertion and pin w wait insertion ...
Page 192
Figure 6-14 shows an example of wait state insertion timing. ø WAIT Address bus AS RD Read Data bus HWR, LWR Write Data bus indicates the timing of WAIT pin sampling. Note: Figure 6-14 Example of Wait State Insertion Timing ...
Page 193
DRAM Interface 6.5.1 Overview When the H8S/2655 Series is in advanced mode, external space areas can be designated as DRAM space, and DRAM interfacing performed. With the DRAM interface, DRAM can be directly connected to the ...
Page 194
Data Bus If the bit in ABWCR corresponding to an area designated as DRAM space is set to 1, that area is designated as 8-bit DRAM space; if the bit is cleared to 0, the area is designated as ...
Page 195
Pins Used for DRAM Interface Table 6-7 shows the pins used for DRAM interfacing and their functions. Table 6-7 DRAM Interface Pins With DRAM Pin Setting Name HWR WE/UWE Write enable/upper write enable LWR LCAS/LWE Lower column address strobe/lower ...
Page 196
Basic Timing Figure 6-15 shows the basic access timing for DRAM space. The basic DRAM access timing is 4 states. Unlike the basic bus interface, the corresponding bits in ASTCR control only enabling or disabling of wait insertion, and ...
Page 197
Precharge State Control When DRAM is accessed, RAS precharging time must be secured. With the H8S/2655 Series, one T state is always inserted when DRAM space is accessed. This can be changed to two T p setting the TPC ...
Page 198
Wait Control There are two ways of inserting wait states in a DRAM access cycle: program wait insertion and pin wait insertion using the WAIT pin. Program Wait Insertion When the bit in ASTCR corresponding to an area designated ...
Page 199
WAIT Address bus CS (RAS) n CAS Read Data bus HWR, LWR Write Data bus indicates the timing of WAIT pin sampling. Notes Figure 6-17 Example of Wait State Insertion Timing 176 By program ...
Page 200
Byte Access Control When DRAM with a 16 configuration is connected, the control signals needed for byte access differ depending on the kind of DRAM used. Either the 2-CAS system or the 2-WE system can be selected according to ...