ST95040M1TR SGS-Thomson-Microelectronics, ST95040M1TR Datasheet

no-image

ST95040M1TR

Manufacturer Part Number
ST95040M1TR
Description
4K/2K/1K BITS SERIAL SPI EEPROM WITH POSITIVE CLOCK STROBE
Manufacturer
SGS-Thomson-Microelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST95040M1TR
Manufacturer:
ST
0
DESCRIPTION
The ST950x0 is a family of Electrically Erasable
Programmable Memories (EEPROM) fabricated
with STMicroelectronics’s High Endurance Single
Polysilicon CMOS technology. Each memory is
accessed by a simple SPI bus compatible serial
interface. The bus signals are a serial clock input
(C), a serial data input (D) and a serial data output
(Q).
Table 1. Signal Names
June 1998
1 MILLION ERASE/WRITE CYCLES
40 YEARS DATA RETENTION
SINGLE SUPPLY VOLTAGE
– 4.5V to 5.5V for ST950x0
– 2.5V to 5.5V for ST950x0W
SPI BUS COMPATIBLE SERIAL INTERFACE
2 MHz CLOCK RATE MAX
BLOCK WRITE PROTECTION
STATUS REGISTER
16 BYTE PAGE MODE
WRITE PROTECT
SELF-TIMED PROGRAMMING CYCLE
E.S.D.PROTECTION GREATER than 4000V
SUPPORTS POSITIVE CLOCK SPI MODES
C
D
Q
S
W
HOLD
V
V
CC
SS
4K/2K/1K Serial SPI EEPROM with Positive Clock Strobe
Serial Clock
Serial Data Input
Serial Data Output
Chip Select
Write Protect
Hold
Supply Voltage
Ground
Figure 1. Logic Diagram
HOLD
0.25mm Frame
PSDIP8 (B)
W
8
D
C
S
ST95020, ST95010
1
V CC
V SS
ST950x0
150mil Width
ST95040
SO8 (M)
8
1
Q
AI01435B
1/18

Related parts for ST95040M1TR

ST95040M1TR Summary of contents

Page 1

Serial SPI EEPROM with Positive Clock Strobe 1 MILLION ERASE/WRITE CYCLES 40 YEARS DATA RETENTION SINGLE SUPPLY VOLTAGE – 4.5V to 5.5V for ST950x0 – 2.5V to 5.5V for ST950x0W SPI BUS COMPATIBLE SERIAL INTERFACE 2 MHz CLOCK RATE ...

Page 2

ST95040, ST95020, ST95010 Figure 2A. DIP Pin Connections ST950x0 HOLD AI01436B Table 2. Absolute Maximum Ratings Symbol T Ambient Operating Temperature A T ...

Page 3

Figure 3. Data and Clock Timing CPOL CPHA Figure 4. Microcontroller and SPI Interface Set-up MICROCONTROLLER (ST6, ST7, ST9, ST10, OTHERS) SPI Interface with (CPOL, CPHA) = (’0’, ’0’) or (’1’, ...

Page 4

ST95040, ST95020, ST95010 Hold (HOLD). The HOLD pin is used to pause serial communications with the Memory without resetting the serial sequence. To take the Hold condition into account, the product must be se- lected (S = 0). Then the ...

Page 5

Figure 5. Block Diagram HOLD W Control Logic I/O Shift Register Q Address Register and Counter During a write to the memory operation to the memory array, all bits BP1, BP0, WEL, WIP are valid and can ...

Page 6

ST95040, ST95020, ST95010 Figure 6. Read Operation Sequence INSTRUCTION A8 D HIGH IMPEDANCE Q Notes ST95010 ST95020 only active on ST95040. ...

Page 7

Figure 7. Write Enable Latch Sequence Figure 8. Byte Write Operation Sequence INSTRUCTION A8 D HIGH IMPEDANCE Q Notes ST95010 ...

Page 8

ST95040, ST95020, ST95010 Figure 9. Page Write Operation Sequence INSTRUCTION DATA BYTE Notes: A8 ...

Page 9

Figure 11. WRSR: Write Status Register Sequence INSTRUCTION D HIGH IMPEDANCE Q Byte Write Operation Prior to any write attempt, the write enable latch must be set by issuing the WREN instruction. First the device ...

Page 10

ST95040, ST95020, ST95010 Figure 12. EEPROM and SPI Bus MASTER CS3 CS2 CS1 DATA PROTECTION AND PROTOCOL SAFETY – All inputs are protected against noise, see Table 6. – Non valid S and HOLD transitions are not ...

Page 11

Table 5. AC Measurement Conditions Input Rise and Fall Times 50ns Input Pulse Voltages 0.2V CC Input and Output Timing 0.3V CC Reference Voltages Output Load C = 100pF L Note that Output Hi-Z is defined as the point where ...

Page 12

ST95040, ST95020, ST95010 Table 8. AC Characteristics Symbol Alt Parameter f f Clock Frequency Active Setup Time SLCH CSS S Not Active Hold t CHSL Time ( Clock High Time CH CLH (1) ...

Page 13

Figure 14. Serial Input Timing S tCHSL tSLCH C tDVCH MSB IN D HIGH IMPEDANCE Q Figure 15. Hold Timing HOLD ST95040, ST95020, ST95010 tCHSH tCHDX tCLCH LSB IN tDLDH tDHDL tHLCH tCLHL tHHCH tCLHH tHLQZ ...

Page 14

ST95040, ST95020, ST95010 Figure 16. Output Timing S C tCLQX Q ADDR.LSB IN D 14/18 tCH tCLQV tCL tQLQH tQHQL tSHQZ LSB OUT AI01449B ...

Page 15

ORDERING INFORMATION SCHEME Example: ST95xx0 Density 04 4K (512 (256 (128 x 8) Data Strobe Operating Voltage 0 Note 1 blank 4.5V to 5.5V W 2.5V to 5.5V Notes: 1. Data In ...

Page 16

ST95040, ST95020, ST95010 PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame Symb Typ A 3.90 A1 0.49 A2 3.30 B 0.36 B1 1.15 C 0.20 D 9.20 E 7.62 E1 6.00 e1 2. 3.00 ...

Page 17

SO8 - 8 lead Plastic Small Outline, 150 mils body width Symb Typ A 1.35 A1 0.10 B 0.33 C 0.19 D 4.80 E 3.80 e 1.27 H 5.80 h 0. ...

Page 18

ST95040, ST95020, ST95010 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result ...

Related keywords