MSM548262-60JS Oki Semiconductor, MSM548262-60JS Datasheet
MSM548262-60JS
Available stocks
Related parts for MSM548262-60JS
MSM548262-60JS Summary of contents
Page 1
... MSM548262 262,144-Word ¥ 8-Bit Multiport DRAM DESCRIPTION The MSM548262 is a 2-Mbit CMOS multiport DRAM composed of a 262,144-word by 8-bit dynamic RAM, and a 512-word by 8-bit SAM. Its RAM and SAM operate independently and asynchronously. It supports three types of operations: random access to RAM port, high speed serial access to SAM port, and bidirectional transfer of data between any selected row in the RAM port and the SAM port ...
Page 2
... A0 25 44/40-Pin Plastic TSOP (II Pin Name SC SE DSF QSF pin. SS MSM548262 SDQ8 42 SDQ7 41 SDQ6 40 SDQ5 DQ8 37 DQ7 36 DQ6 35 DQ5 DSF CAS 28 QSF Type) ...
Page 3
Column Address Column Decoder Buffer Sense Amp. Row 512 ¥ 512 ¥ 8 Address RAM ARRAY Buffer Refresh Gate Counter SAM Serial Decoder SAM SAM Address Address Counter Buffer SAM Stop Control Block Write Column Mask Control ...
Page 4
... 2 £ V £ All other pins not LI under test = £ V £ 5.5 V OUT I LO Output Disable MSM548262 (Note: 1) Rating Unit –1 °C –55 to 150 °C (Ta = 0°C to 70°C) (Note: 2) Max. Unit 5.5 V 6.5 V ...
Page 5
... CC5 min.) Active I RC CC5 Standby I CC6 Active I CC6 Standby I CC7 Active I CC7 Standby I CC8 Active I CC8 MSM548262 ( ±10 0°C to 70°C) CC -60 -70 -80 Unit Note Max. Max. Max 140 130 120 ...
Page 6
... — 20 — RWL t 15 — 20 — CWL t 0 — 0 — — 12 — — 55 — DHR MSM548262 -80 Unit Note Max. — ns — — — ns — — — — ...
Page 7
... ASD t 20 — 20 — CSD t 5 — 5 — TSL t 15 — 15 — TSD t 20 — 25 — SRS SDZ MSM548262 -80 Unit Note Max. — — — — — ns — — — ...
Page 8
... SZE t 0 — 0 — SZS t 0 — 0 — SWS t 10 — 10 — SWH t 0 — 0 — SWIS t 10 — 10 — SWIH MSM548262 -80 Unit Note Max. 25 — — — ns — — — — — ...
Page 9
... AWD (Max.) limit ensures that t RCD (Max.) limit ensures that t RAD RAD / SOH COH SCA MSM548262 and (Min.), t t RWD RWD CWD CWD (Max.) can be met. RAC is greater than the specified RCD ...
Page 10
... DQ1 - 8 Open t t THS THH TRG RAS t CSH t RSH t CAS t RAL t t ASC CAH Column t FHR t t FSC CFH t RCS t CAC RAC t AA Valid Data t ROH t OEA MSM548262 RCH t RRH t OFF t OEZ "H" or "L" 10/37 ...
Page 11
... FSC FSC CFH CFH t RCS t t RCH RCH t t CAC CAC OFF Valid Data t CPA OEA OEZ OEA MSM548262 RSH CAS t RAL t t ASC CAH Column t t FSC CFH t t RCH RCS t RRH t CAC ...
Page 12
... CAS Falling Edge B E DSF DQ 0 Valid Data Masked Write 1 Column Mask Masked Block Write X X Masked Flash Write 0 Valid Data Normal Write 1 Column Mask Block Write 1 Color Data Load Color Register Column Mask Data Low: Mask High: No Mask MSM548262 Function 12/37 ...
Page 13
... WSR RWH WCR DQ1 - THS THH TRG RAS t CSH t RSH t CAS t RAL t t ASC CAH Column t FHR t t FSC CFH B t CWL t RWL WCH WCS t DHR MSM548262 t RP "H" or "L" 13/37 ...
Page 14
... WSR RWH DQ1 - THS TRG RAS t CSH t RSH t CAS t RAL t t ASC CAH Column t FHR t t FSC CFH B t CWL t t RWL RCS WCR t DHR OEH MSM548262 t RP "H" or "L" 14/37 ...
Page 15
... RWC t RAS t CSH t RSH t CAS t RAL t t ASC CAH Column t AWD FHR t t FSC CFH B t CWL RCS CWD RWL CAC t RWD t RAC DZC DS DH Valid E Data t DZO OEZ OEA OEH MSM548262 "H" or "L" 15/37 ...
Page 16
... CAH Column Column CFH FSC CFH CWL CWL WCS WCH WCH MSM548262 RSH CAS t RAL t t ASC CAH Column t t FSC CFH B t CWL t t WCS WCH ...
Page 17
... CWD CWD CAC CAC Out In Out OEZ OEZ t t OEA OEA MSM548262 RSH CAS t RAL t t ASC CAH Column t t FSC CFH B t CWL t AWD t CWD CAC ...
Page 18
... Semiconductor RAS Only Refresh Cycle RAS t CRP CAS t t ASR RAH Address Row t t FSR RFH DSF WE DQ1 - THS THH TRG RAS Open MSM548262 RPC "H" or "L" 18/37 ...
Page 19
... Semiconductor CAS before RAS Refresh Cycle t RP RAS t t RPC CSR CAS Address DSF WE t OFF DQ1 - 8 TRG RAS t CHR Inhibit Falling Transition Open MSM548262 RPC "H" or "L" 19/37 ...
Page 20
... WE Open DQ1 - THS THH TRG RAS RSH t RAL t t ASC CAH Column t FHR t t FSC CFH t t RCS RRH t CAC RAC t OEA MSM548262 t RAS t CHR t OFF Valid Data t OEZ "H" or "L" 20/37 ...
Page 21
... CSH t RSH t CAS AR t RAL t t ASC CAH SAM Start t ASD t CSD Open t RSD TSD t SCP Note CQD Note 3 MSM548262 TRP t SCC SCA t t SZS SCA SOH Data Out TQD Note 3 "H" or "L" 21/37 ...
Page 22
... QSF = "H"-- Upper SAM (256 - 511) is active RAS t CSH t RSH t CAS t RAL t t ASC CAH SAM Start t CTH t ATH Open RTH t t TSL TSD Data Out Data Out t TQD Note 2 MSM548262 TRP t SCA t SOH Data Out Note 2 "H" or "L" 22/37 ...
Page 23
... CAS t RAL t t ASC CAH SAM Start Sj t CTH t ATH Open t RTH t SCC t t SCP 254 (510) t SCA t SOH Data Out Data Out Note 2 MSM548262 t RP 255 Sj+256 (511 Data Out Data Out t SQD Note 2 "H" or "L" 23/37 ...
Page 24
... QSF = "H"-- Upper SAM (256 - 511) is active RAS t CSH t RSH t CAS t RAL t t ASC CAH SAM Start t CSD Open t RSD t SCP Note 2 t SDS Data In t SDD t CQD Note 3 MSM548262 SCC SDH SDS SDH Data In Note 3 "H" or "L" 24/37 ...
Page 25
... RSH t CAS t RAL t t ASC CAH SAM Start Sj t CTH t ATH Open t RTH t SCC t t SCP 254 (510 SDS SDH SDH Data In Data In Note 2 MSM548262 t RP 255 Sj+256 (511 Data In Data In t SQD Note 2 "H" or "L" 25/37 ...
Page 26
... SCP SC t SDS SDQ1 - 8 Data In Data In t SEP t SCC SCP t t SEA SOH Data t SEP SWIS SWH SWIH t SDH MSM548262 t SCA SCA t SOH Data Out Data Out t SWS t SDS t t SZE SDH Data In Data In "H" or "L" 26/37 ...
Page 27
... PIN FUNCTIONS Address Input The 18 address bits decode 8 bits of the 2,097,152 locations in the MSM548262 memory array. The address bits are multiplexed to 9 address input pins (A0 - A8) as standard DRAM. 9 row address bits are latched at the falling edge of RAS. The following 9 column address bits are latched at the falling edge of CAS ...
Page 28
... Serial Input/Output: SDQ1 - SDQ8 Serial input/output mode is determined by the most recent read or write transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a write transfer cycle is performed, the SAM port is switched from output mode to input mode. MSM548262 28/37 ...
Page 29
... OPERATION MODES Table-1 shows the function truth table for a listing of all available RAM ports, and transfer operation of MSM548262. The RAM port and data transfer operations are determined by the state of CAS, TRG, WE and DSF at the falling edge of RAS, and by the level of DSF at the falling edge of CAS. ...
Page 30
... RAS. When the mask data is low, writing is inhibited into the RAM and the mask data is high, data is written into the RAM. This mask data is in effect during the RAS cycle. In page mode cycle the mask data is retained during page access. MSM548262 30/37 ...
Page 31
... Semiconductor Load/Read Color Register: RAS falling edge --- CAS = TRG = WE = DSF = "H" The MSM548262 is provided with an on-chip 8-bit color register for use during the flash write or block write operation. Each bit of the color register corresponds to one of the DRAM I/O blocks. The data presented on the DQi lines is subsequently latched into the color register at the falling edge of either CAS or WE whichever occurs later. The read color register cycle is activated by holding WE " ...
Page 32
... SAM pointer moves to the TAP location selected for the second split SAM to shift data in or out sequentially, starts from this TAP location at the most significant bit (511 or 255), and finally wraps around to the least significant bit. TAP TAP 255 256 257 MSM548262 511 32/37 ...
Page 33
... The conventional transfer and split transfer modes are controlled by the DSF input signal. Data transfer are invoked by holding the TRG signal "low" at the falling edge of RAS. The MSM548262 supports 4 types of transfer operations: Read transfer, Split read transfer, Write transfer and Split write transfer as shown in the truth table. The type of transfer operation is determined by the state of CAS, WE and DSF latched at the falling edge of RAS ...
Page 34
... AX8). SCA during the RAS cycle. A rising edge of the from the falling edge of the CAS, at which time CSD MSM548262 from the rising edge of after the SC high time TSD , t , and t /t RTH CTH TSL TSD ...
Page 35
... Semiconductor Split Data Transfer and QSF The MSM548262 features a bidirectional split data transfer capability between the RAM and SAM. During split data transfer operation, the serial register is split into two halves which can be controlled independently. Split read or split write transfer operation can be performed to or from one half of the serial register, while serial data can be shifted into or out of the other half of the serial register ...
Page 36
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM548262 (Unit : mm) Package material Epoxy resin ...
Page 37
... Therefore, before you perform reflow mounting, contact Oki’s responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). MSM548262 (Unit : mm) Package material Epoxy resin ...