IW4015BN Integral Corp., IW4015BN Datasheet
![no-image](/images/no-image-200.jpg)
IW4015BN
Related parts for IW4015BN
IW4015BN Summary of contents
Page 1
... V and 25 C Noise margin (over full package temperature range): 1.0 V min @ 5.0 V supply 2.0 V min @ 10.0 V supply 2.5 V min @ 15.0 V supply LOGIC DIAGRAM PIN 16=V PIN 8= GND 24 CC IW4015B ORDERING INFORMATION IW4015BN Plastic IW4015BD SOIC T = -55 to 125 C for all packages A PIN ASSIGNMENT FUNCTION TABLE Inputs Outputs Clock Data Reset ...
Page 2
MAXIMUM RATINGS Symbol V DC Supply Voltage (Referenced to GND Input Voltage (Referenced to GND Output Voltage (Referenced to GND) OUT I DC Input Current, per Pin IN P Power Dissipation in Still ...
Page 3
IW4015B DC ELECTRICAL CHARACTERISTICS Symbol Parameter V Minimum High-Level IH Input Voltage V Maximum Low -Level IL Input Voltage V Minimum High-Level OH Output Voltage V Maximum Low-Level OL Output Voltage I Maximum Input IN Leakage Current I Maximum Quiescent ...
Page 4
AC ELECTRICAL CHARACTERISTICS Symbol Parameter t Maximum Clock Frequency (Figure 1) max Maximum Propagation Delay, Clock to Q PHL PLH (Figure 1) t Maximum Propagation Delay, Reset to Q PHL (Figure Maximum Output ...
Page 5
IW4015B Figure 1. Switching Waveforms 28 Figure 2. Switching Waveforms Figure 3. Switching Waveforms EXPANDED LOGIC DIAGRAM ( 1/2 of the Device) ...