V53C16256HK60 Mosel-Vitelic, V53C16256HK60 Datasheet

no-image

V53C16256HK60

Manufacturer Part Number
V53C16256HK60
Description
256K x 16bit fast page mode CMOS dynamic RAM
Manufacturer
Mosel-Vitelic
Datasheet
MOSEL VITELIC
Features
Device Usage Chart
V53C16256H Rev. 2.3 June 1998
HIGH PERFORMANCE
Max. RAS Access Time, (t
Max. Column Address Access Time, (t
Min. Fast Page Mode Cycle Time, (t
Min. Read/Write Cycle Time, (t
-40 ° C to +85 ° C
Temperature
256K x 16-bit organization
Fast Page Mode for a sustained data rate
of 53 MHz.
RAS access time: 30, 35, 40, 45, 50, 60 ns
Dual CAS Inputs
Low power dissipation
Read-Modify-Write, RAS-Only Refresh,
CAS-Before-RAS Refresh
Refresh Interval: 512 cycles/8 ms
Available in 40-pin 400 mil SOJ and
40/44L-pin 400 mil TSOP-II packages
Single +5V ± 10% Power Supply
TTL Interface
0 ° C to 70 ° C
Operating
Range
Package Outline
K
RAC
)
RC
)
T
V53C16256H
256K x 16 FAST PAGE MODE
CMOS DYNAMIC RAM
PC
CAA
)
)
30
30 ns
16 ns
19 ns
65 ns
30
35
Access Time (ns)
1
35 ns
18 ns
21 ns
70 ns
40
35
Description
performance CMOS dynamic random access mem-
ory. The V53C16256H offers Fast Page mode with
dual CAS inputs. An address, CAS and RAS input
capacitances are reduced to one quarter when the
x4 DRAM is used to construct the same memory
density. The V53C16256H has symmetric address
and accepts 512 cycle 8ms interval.
operation allows random access up to 512 x 16 bits,
within a page, with cycle times as short as 19ns.
DSP applications.
The V53C16256H is a 262,144 x 16 bit high-
All inputs are TTL compatible. Fast Page Mode
The V53C16256H is best suited for graphics, and
45
40 ns
20 ns
23 ns
75 ns
40
50
45 ns
22 ns
25 ns
80 ns
45
60
Power
Std.
50 ns
24 ns
28 ns
90 ns
PRELIMINARY
50
Temperature
Blank
Mark
110 ns
60 ns
30 ns
35 ns
I
60

Related parts for V53C16256HK60

V53C16256HK60 Summary of contents

Page 1

V53C16256H MOSEL VITELIC 256K x 16 FAST PAGE MODE CMOS DYNAMIC RAM HIGH PERFORMANCE Max. RAS Access Time RAC Max. Column Address Access Time, (t CAA Min. Fast Page Mode Cycle Time Min. Read/Write Cycle ...

Page 2

MOSEL VITELIC Description Pkg. Pin Count SOJ K 40 TSOP-II T 40/44L 40-Pin Plastic SOJ PIN CONFIGURATION Top View Vcc Vcc ...

Page 3

MOSEL VITELIC Absolute Maximum Ratings* Ambient Temperature Under Bias ................................ –10 ° +80 ° C Storage Temperature (plastic) ..... –55 ° +125 ° C Voltage Relative to V ..................–1 +7.0V SS Data Output Current ...

Page 4

MOSEL VITELIC DC and Operating Characteristics = 0 ° ° ± 5 Symbol Parameter I Input Leakage Current LI (any input pin) I Output Leakage Current LO (for High-Z ...

Page 5

MOSEL VITELIC AC Characteristics = 5 V ± 10%, V Over all temperature range Test conditions, input pulse levels JEDEC # Symbol Symbol Parameter RAS Pulse Width RL1RH1 RAS 2 t ...

Page 6

MOSEL VITELIC AC Characteristics (Cont’d) JEDEC # Symbol Symbol Parameter CAS to CL1QX LZ Low-Z Output CAS to CH2QZ HZ High-Z Output Column Address RL1AX AR Hold ...

Page 7

MOSEL VITELIC AC Characteristics (Cont’d) JEDEC # Symbol Symbol Parameter Col. Address to WE AVWL2 AWD Delay Fast Page Mode CL2CL2 PC Read or Write Cycle Time CAS Precharge CH2CL2 CP ...

Page 8

MOSEL VITELIC Notes dependent on output loading when the device output is selected. Specified I CC output open dependent upon the number of address transitions. Specified I CC transitions per address cycle in Fast ...

Page 9

MOSEL VITELIC Truth Table Function RAS Standby H Read: Word L Read: Lower Byte L Read: Upper Byte L Write: Word (Early-Write) L Write: Lower Byte (Early) L Read: Upper Byte (Early) L Read-Write L Page-Mode Read L Page-Mode Write ...

Page 10

MOSEL VITELIC Waveforms of Read Cycle V IH RAS CRP (13 UCAS, LCAS ASR ( ADDRESS ROW ADDRESS ...

Page 11

MOSEL VITELIC Waveforms of OE-Controlled Write Cycle V IH RAS CRP (13 UCAS, LCAS ASR ( ADDRESS ROW ADDRESS ...

Page 12

MOSEL VITELIC Waveforms of Fast Page Mode Read Cycle V IH RAS CRP (13 CAS ASR ( ROW ADDRESS ADDRESS RCS ( ...

Page 13

MOSEL VITELIC Waveforms of Fast Page Mode Read-Write Cycle V IH RAS RCD ( CAS t RAD (24 RAH (9) t ASR ( ROW ADDRESS ADDRESS ADD ...

Page 14

MOSEL VITELIC Waveforms of CAS-before-RAS Refresh Counter Test Cycle V IH RAS CSR (47 UCAS, LCAS ADDRESS V IL READ CYCLE ...

Page 15

MOSEL VITELIC Waveforms of Hidden Refresh Cycle (Read RAS RCD (6) t CRP (13 UCAS, LCAS ASR (8) t RAH ( ROW ADDRESS ADD RCS ...

Page 16

MOSEL VITELIC Functional Description The V53C16256H is a CMOS dynamic RAM op- timized for high data bandwidth, low power applica- tions functionally similar to a traditional dynamic RAM. The V53C16256H reads and writes data by multiplexing an 18-bit ...

Page 17

MOSEL VITELIC normally cause the outputs to be active neces- sary to use OE to disable the output drivers prior to the WE low transition to allow Data In Setup Time ( satisfied. DS Power-On ...

Page 18

MOSEL VITELIC Package Diagram 40-Pin Plastic SOJ 1.025 TYP. (1.035 MAX.) [26.04 TYP. (26.29 MAX.)] 40 1 0.04 [0.1] 0.050 ± 0.006 [1.27 ± 0.152] 40/44L-Pin TSOP- 0.0315 BSC [.8001 BSC] 0.039 – 0.047 [0.991 – 1.193] V53C16256H ...

Page 19

... MOSEL VITELIC makes no commitment to update or keep cur- rent the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC. MOSEL VITELIC 3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tlx: 371-9461 ...

Related keywords