AT89C51RB2 Atmel Corporation, AT89C51RB2 Datasheet - Page 85

no-image

AT89C51RB2

Manufacturer Part Number
AT89C51RB2
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89C51RB2

Flash (kbytes)
16 Kbytes
Max. Operating Frequency
60 MHz
Cpu
8051-12C
Max I/o Pins
32
Spi
1
Uart
1
Sram (kbytes)
1.25
Self Program Memory
API
Operating Voltage (vcc)
2.7 to 5.5
Timers
4
Isp
UART
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51RB2-3CSIM
Manufacturer:
ATMEL
Quantity:
982
Part Number:
AT89C51RB2-3CSUL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RB2-3CSUM
Manufacturer:
ATMEL
Quantity:
6 480
Part Number:
AT89C51RB2-3CSUM
Manufacturer:
ATMEL
Quantity:
20
Part Number:
AT89C51RB2-CM
Manufacturer:
ATMEL
Quantity:
13 888
Part Number:
AT89C51RB2-IM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT89C51RB2-RLRIL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RB2-RLRIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RB2-RLRUL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RB2-RLRUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RB2-RLTCM
Manufacturer:
I&CTECH
Quantity:
1 802
Reduced EMI Mode
4180E–8051–10/06
The ALE signal is used to demultiplex address and data buses on port 0 when used with
external program or data memory. Nevertheless, during internal code execution, ALE
signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting
AO bit.
The AO bit is located in AUXR register at bit location 0.As soon as AO is set, ALE is no
longer output but remains active during MOVX and MOVC instructions and external
fetches. During ALE disabling, ALE pin is weakly pulled high.
Table 64. AUXR Register
AUXR - Auxiliary Register (8Eh)
Number
DPU
Bit
7
7
6
5
4
3
2
1
0
Mnemonic Description
EXTRAM
XRS1
XRS0
DPU
Bit
M0
AO
6
-
-
-
Disable Weak Pull-up
Cleared to activate the permanent weak pull up when latch data is logic 1
Set to disactive the weak pull-up.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
Pulse Length
Cleared to stretch MOVX control: the RD and the WR pulse length is 6 clock
periods (default).
Set to stretch MOVX control: the RD and the WR pulse length is 30 clock
periods.
Reserved
The value read from this bit is indeterminate. Do not set this bit.
XRAM Size
XRS1 XRS0
0
0
1
1
EXTRAM Bit
Cleared to access internal XRAM using movx @ Ri @ DPTR.
Set to access external memory.
Programmed by hardware after Power-up regarding Hardware Security Byte
(HSB), default setting, XRAM selected.
ALE Output Bit
Cleared, ALE is emitted at a constant rate of 1/6 the oscillator frequency (or 1/3 if
X2 mode is used). (default) Set, ALE is active only during a MOVX or MOVC
instruction is used.
M0
5
0
1
0
1
XRAM size
256 Bytes (default)
512 Bytes
768 Bytes
1024 Bytes
4
-
XRS1
3
AT89C51RB2/RC2
XRS0
2
EXTRAM
1
AO
0
85

Related parts for AT89C51RB2