LM1202N National Semiconductor, LM1202N Datasheet - Page 9

• Manufacturer Part Number: LM1202N
• Description: IC VIDEO AMP SYST 230MHZ 20DIP
• Manufacturer: National Semiconductor

Specifications of LM1202N

• Applications: General Purpose
• Number Of Circuits: 1
• -3db Bandwidth: 230MHz
• Current - Supply: 48mA
• Current - Output / Channel: 28mA
• Voltage - Supply, Single/dual (±): 8 V ~ 13.2 V
• Mounting Type: Through Hole
• Package / Case: 20-DIP (0.300", 7.62mm)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: *LM1202N

Circuit Description
DRIVE CONTROL SECTION
A simplified schematic of the LM1202’s drive control section
is shown in Figure 6 A 0V to 4V DC voltage is applied at
the drive control input (pin 9) Transistors Q49 Q50 and
Q54 buffer and level shift the contrast voltage to the base of
Q56 The voltage at the emitter of Q56 equals the drive
voltage V
given by I
Transistor Q56’s collector current is used to unbalance the
current through the differential pair comprised of Q58 and
Q60 Q60’s base is internally biased at 7 3V and connected
to the base of Q12 (see Figure 3 ) Q58’s base is internally
connected to the base of Q11 (see Figure 3 ) With V
2V the differential pair (Q58 Q60) is balanced and the volt-
age at the bases of Q11 and Q12 is 7 3V Under this condi-
tion Q10’s collector current is equally split between Q11
and Q12 (see Figure 3 ) If the drive voltage at pin 9 is great-
er than 2V then Q56’s collector current increases thus pull-
ing Q58’s collector node lower and consequently moving
Q58’s base below 7 3V With base of Q11 below 7 3V cur-
rent through Q12 (see Figure 3 ) increases and the amplifi-
er’s gain increases With V
maximum under maximum contrast condition (i e V
4V)
If the drive voltage at pin 8 is less than 2V then Q56’s col-
lector current decreases and Q58’s base is pulled above
7 3V With base of Q11 greater than 7 3V less current flows
through Q12 (see Figure 3 ) consequently the amplifier’s
gain decreases With V
6 dB less than the maximum gain
C56
drive
e
and the current through Q56’s collector is
V
drive
R43
drive
drive
e
e
(Continued)
0V the amplifier’s gain is
4V the amplifier’s gain is
cont
cont
e
e
9
Figures 7 and 8 show simplified schematics of the clamp
(Figure 7) consists of a PNP input buffer transistor (Q82) a
CLAMP GATE AND CLAMP COMPARATOR SECTION
gate and clamp comparator circuits The clamp gate circuit
PNP emitter coupled pair (Q85 and Q86) referenced on one
side to 2 1V and an output switch transistor Q89 When the
clamp gate input at pin 14 is high (
on and shunts the 200 A current from current source Q90
to ground When pin 14 is low (
and the 200
comprised of Q91 and Q75 (see Figure 8 ) Consequently
the clamp comparator comprised of the differential pair Q74
and Q77 is enabled The input of the clamp comparator is
similar to the clamp gate except that an NPN emitter cou-
pled pair is used to control the current that will charge or
discharge the clamp capacitor externally connected from
pin 12 to ground PNP transistors are used at the inputs
because they offer a number of advantages over NPNs
PNPs will operate with base voltages at or near ground and
will usually have a greater emitter base breakdown voltage
(BVebo) Because the differential input voltage to the clamp
comparator during the video scan period could be greater
than the BVebo of NPN transistors a resistor (R63) with a
value one half that of R60 or R68 is connected between the
bases of Q71 and Q79 The clamp comparator’s common
mode range is from ground to approximately 9V and the
maximum differential input voltage is V
A current is mirrored by the current mirror
k
1 3V) the Q89 switch is off
l
1 5V) the Q89 switch is
CC
http
www national com