AD9650 Analog Devices, AD9650 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD9650
Manufacturer Part Number
AD9650
Description
16-bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS Analog-to-Digital Converter
Manufacturer
Analog Devices
Datasheet
1.AD9650.pdf
(44 pages)
Specifications of AD9650
Resolution (bits)
16bit
# Chan
2
Sample Rate
105MSPS
Interface
LVDS,Par
Analog Input Type
Diff-Bip
Ain Range
(2Vref) p-p,2.7 V p-p
Adc Architecture
Pipelined
Pkg Type
CSP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9650BCPZ-105
Manufacturer:
SYNERGY
Quantity:
200
Part Number:
AD9650BCPZ-105
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9650BCPZ-25
Manufacturer:
ROCKCHIP
Quantity:
10 000
Part Number:
AD9650BCPZ-25
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9650BCPZ-65
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Data Sheet
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Table 8. Pin Function Descriptions (Parallel CMOS Mode)
Pin No.
ADC Power Supplies
10, 19, 28, 37
49, 50, 53, 54, 59,
60, 63, 64
0
ADC Analog
51
52
62
61
55
56
58
57
1
2
Digital Input
3
Digital Outputs
25
26
27
29
30
31
32
Mnemonic
DRVDD
AVDD
AGND,
Exposed Pad
VIN+A
VIN−A
VIN+B
VIN−B
VREF
SENSE
RBIAS
VCM
CLK+
CLK−
SYNC
D0A
D1A
D2A
D3A
D4A
D5A
D6A
NOTES
1. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE
PROVIDES THE ANALOG GROUND FOR THE PART. THIS EXPOSED
PAD MUST BE CONNECTED TO GROUND FOR PROPER OPERATION.
DRVDD
SYNC
CLK+
CLK–
D10B
D11B
Input
Type
Supply
Supply
Ground
Input
Input
Input
Input
Input/output
Input
Input/output
Output
Input
Input
Output
Output
Output
Output
Output
Output
Output
D0B
D1B
D2B
D3B
D4B
D5B
D6B
D7B
D8B
D9B
Figure 6. LFCSP Parallel CMOS Pin Configuration (Top View)
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
PIN 1
INDICATOR
Description
Digital Output Driver Supply (1.8 V Nominal).
Analog Power Supply (1.8 V Nominal).
The exposed thermal pad on the bottom of the package provides the analog
ground for the part. This exposed pad must be connected to ground for proper
operation.
Differential Analog Input Pin (+) for Channel A.
Differential Analog Input Pin (−) for Channel A.
Differential Analog Input Pin (+) for Channel B.
Differential Analog Input Pin (−) for Channel B.
Voltage Reference Input/Output.
Voltage Reference Mode Select. See Table 11 for details.
External Reference Bias Resistor.
Common-Mode Level Bias Output for Analog Inputs.
ADC Clock Input—True.
ADC Clock Input—Complement.
Digital Synchronization Pin. Slave mode only.
Channel A CMOS Output Data (LSB).
Channel A CMOS Output Data.
Channel A CMOS Output Data.
Channel A CMOS Output Data.
Channel A CMOS Output Data.
Channel A CMOS Output Data.
Channel A CMOS Output Data.
Rev. A | Page 11 of 44
PARALLEL CMOS
(Not to Scale)
AD9650
TOP VIEW
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
PDWN
OEB
CSB
SCLK/DFS
SDIO/DCS
ORA
D15A
D14A
D13A
D12A
D11A
DRVDD
D10A
D9A
D8A
D7A
AD9650