AD7762 Analog Devices, AD7762 Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7762
Manufacturer Part Number
AD7762
Description
Parallel Interface, 625 kSPS, 24-Bit Sigma-Delta A/D Converter
Manufacturer
Analog Devices
Datasheet
1.AD7762.pdf
(28 pages)
Specifications of AD7762
Resolution (bits)
24bit
# Chan
1
Sample Rate
40MSPS
Interface
Par
Analog Input Type
Diff-Uni
Ain Range
(1.6Vref) p-p,4 V p-p,6.5 V p-p
Adc Architecture
Sigma-Delta
Pkg Type
QFP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD7762BSVZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7762BSVZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7762BSVZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
AD7762
AD7762 INTERFACE
READING DATA
The AD7762 uses a 16-bit bidirectional parallel interface. This
interface is controlled by the RD /WR and CS pins.
When a new conversion result is available, an active low pulse is
output on the DRDY pin. To read a conversion result from the
AD7762, two 16-bit read operations are performed. The DRDY
pulse indicates that a new conversion result is available. Both
RD /WR and CS go low to perform the first read operation.
Shortly after both these lines go low, the data bus becomes
active and the 16 most significant bits (MSBs) of the conversion
result are output. The RD /WR and CS lines must return high
for a full ICLK period before the second read is performed. This
second read contains the 8 least significant bits (LSBs) of the
conversion result along with 6 status bits. These status bits are
shown in Table 7. Descriptions of the other status bits are in
Table 15.
Table 7. Status Bits During Data Read
D7
DValid
Shortly after RD /WR and CS return high, the data bus returns
to a high impedance state. Both read operations must be
completed before a new conversion result is available because
the new result overwrites the contents on the output register.
If a DRDY pulse occurs during a read operation, the data read
is invalid.
SHARING THE PARALLEL BUS
By its nature, the high accuracy of the AD7762 makes it
sensitive to external noise sources. These include digital activity
on the parallel bus. For this reason, it is recommended that the
AD7762 data lines are isolated from the system data bus by
means of a latch or buffer to ensure that there is no digital
activity on the D0 to D15 pins that is not controlled by the
AD7762. If multiple, synchronized AD7762 parts that share a
properly distributed common MCLK signal exist in a system,
these parts can share a common bus without being isolated
from each other. This bus can then be isolated from the system
bus by a single latch or buffer.
Ovr
UFilt
LPwr
FiltOk
DLOk
0
D0
0
Rev. 0 | Page 14 of 28
WRITING TO THE AD7762
While the AD7762 is configured to convert analog signals with
the default settings on reset, there are many features and
parameters on this part that the user can change by writing to
the device. Because some of the programmable registers are
16 bits wide, two write operations are required to program a
register. The first write contains the register address while the
second write contains the register data. An exception is when a
user filter is being downloaded to the AD7762. This is
described in detail in the Downloading a User-Defined Filter
section. The AD7762 Registers section contains the register
addresses and more details.
Figure 3 shows a write operation to the AD7762. The RD /WR
line is held high while the CS line is brought low for a minimum
of 4 ICLK periods. The register address is latched during this
period. The CS line is brought high again for a minimum of
4 ICLK periods before the register data is put onto the data bus.
If a read operation occurs between the writing of the register
address and the register data, the register address is cleared and
the next write must be the register address again. This also
provides a method to get back to a known situation if the user
forgets whether the next write is an address or data.
Generally, the AD7762 is written to and configured on power-
up and very infrequently, if at all, after that. Following any write
operation, the full group delay of the filter must pass before
valid data is output from the AD7762.
READING STATUS AND OTHER REGISTERS
The AD7762 features a number of programmable registers. To
read back the contents of these registers or the status register, the
user must first write to the control register of the device, setting
a bit corresponding to the register to be read. The next read
operation outputs the contents of the selected register instead
of a conversion result. The AD7762 Registers section provides
more information on the relevant bits in the control register.