AD7623 Analog Devices, AD7623 Datasheet - Page 21

• Manufacturer Part Number: AD7623
• Manufacturer: Analog Devices

Specifications of AD7623

• Resolution (bits): 16bit
• # Chan: 1
• Sample Rate: 1.33MSPS
• Interface: Byte,Par,Ser,SPI
• Analog Input Type: Diff-Uni
• Ain Range: (2Vref) p-p
• Adc Architecture: SAR
• Pkg Type: CSP,QFP

INTERFACES
DIGITAL INTERFACE
The AD7623 has a versatile digital interface that can be set up
as either a serial or parallel interface with the host system. The
serial interface is multiplexed on the parallel data bus. The
AD7623 digital interface also accommodates 2.5 V, 3.3 V, or 5 V
logic with either OVDD at 2.5 V or 3.3 V. OVDD defines the
logic high output voltage. In most applications, the OVDD
supply pin of the AD7623 is connected to the host system
interface 2.5 V or 3.3 V digital supply. Finally, by using the
OB/ 2C input pin, both twos complement or straight binary
coding can be used.
The two signals, CS and RD , control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually, CS allows the selection of each AD7623 in
multicircuit applications and is held low in a single AD7623
design. RD is generally used to enable the conversion result on
the data bus.
RESET
The RESET input is used to reset the AD7623 and generate a
fast initialization. A rising edge on RESET aborts the current
conversion (if any) and tristates the data bus. The falling edge of
RESET clears the data bus and engages the initialization process
indicated by pulsing BUSY high. Conversions can take place
after the falling edge of BUSY. Refer to Figure 32 for the RESET
timing details.
RESET
CNVST
DATA
BUSY
t
9
t
38
Figure 32. RESET Timing
t
39
t
8
Rev. 0 | Page 21 of 28
PARALLEL INTERFACE
The AD7623 is configured to use the parallel interface when
SER/ PAR is held low.
Master Parallel Interface
Data can be continuously read by tying CS and RD low, thus
requiring minimal microprocessor connections. However, in
this mode, the data bus is always driven and cannot be used in
shared bus applications (unless the device is held in RESET).
Figure 33 details the timing for this mode.
Slave Parallel Interface
In slave parallel reading mode, the data can be read either after
each conversion, which is during the next acquisition phase, or
during the following conversion, as shown in Figure 34 and
Figure 35, respectively. When the data is read during the
conversion, it is recommended that it is read-only during the
first half of the conversion phase. This avoids any potential
feedthrough between voltage transients on the digital interface
and the most critical analog conversion circuitry.
CS = RD = 0
CNVST
BUSY
DATA
BUSY
DATA
BUS
BUS
Figure 33. Master Parallel Data Timing for Reading (Continuous Read)
Figure 34. Slave Parallel Data Timing for Reading (Read After Convert)
RD
CS
t
3
t
12
PREVIOUS CONVERSION DATA
CONVERSION
t
1
CURRENT
t
13
t
10
t
4
t
11
AD7623
NEW DATA