AD7707 Analog Devices, AD7707 Datasheet - Page 20

• Manufacturer Part Number: AD7707
• Manufacturer: Analog Devices

Specifications of AD7707

• Resolution (bits): 16bit
• # Chan: 3
• Sample Rate: n/a
• Interface: Ser,SPI
• Analog Input Type: Diff-Uni,SE-Bip
• Ain Range: Bip (Vref)/(PGA Gain),Bip 10V,Bip 5.0V,Uni (Vref)/(PGA Gain),Uni 10V,Uni 5.0V
• Adc Architecture: Sigma-Delta
• Pkg Type: SOIC,SOP

AD7707
Setup Register (RS2, RS1, RS0 = 0, 0, 1); Power-On/Reset Status: 0x01
The setup register is an eight-bit register from which data can either be read or to which data can be written. Table 18 outlines the bit
designations for the setup register.
Table 18. Setup Register
MD1 (0)
Table 19.
Bit
MD1, MD0
G2 to G0
B/U
BUF
FSYNC
Table 20. Operating Modes
MD1
0
0
1
1
Table 21. Gain Selection
G2
0
0
0
0
1
1
1
1
MD0
0
1
0
1
MD0 (0)
Description
Operating mode selection bits.
Gain selection bits. These bits select the gain setting for the on-chip PGA, as outlined in Table 21.
Bipolar/unipolar operation. A 0 in this bit selects Bipolar operation. A 1 in this bit selects unipolar operation.
Buffer control. With this bit at 0, the on-chip buffer on the analog input is shorted out. With the buffer shorted out, the
current flowing in the AV
allowing the input to handle higher source impedances.
Filter synchronization. When this bit is high, the nodes of the digital filter, the filter control logic, and the calibration
control logic are held in a reset state, and the analog modulator is held in its reset state. When this bit goes low, the
modulator and filter start to process data and a valid word is available in 3 × 1/(output update rate), that is, the settling
time of the filter. This FSYNC bit does not affect the digital interface and does not reset the DRDY output if it is low.
Operating Mode
Normal mode: this is the normal mode of operation of the device whereby the device is performing normal conversions.
Self-calibration: this activates self-calibration on the channel selected by CH1 and CH0 of the communications register.
This is a one-step calibration sequence and, when complete, the part returns to normal mode with MD1 and MD0
returning to 0, 0. The DRDY output or bit goes high when calibration is initiated and returns low when this self-
calibration is complete and a new valid word is available in the data register. The zero-scale calibration is performed at
the selected gain on internally shorted (zeroed) inputs and the full-scale calibration is performed at the selected gain on
an internally-generated V
Zero-scale (ZS) system calibration: this activates zero-scale system calibration on the channel selected by CH1 and CH0
of the communications register. Calibration is performed at the selected gain on the input voltage provided at the
analog input during this calibration sequence. This input voltage should remain stable for the duration of the
calibration. The DRDY output or bit goes high when calibration is initiated and returns low when this zero-scale
calibration is complete and a new valid word is available in the data register. At the end of the calibration, the part
returns to ormal
Full-scale (FS) system calibration: this activates full-scale system calibration on the selected input channel. Calibration is
performed at the selected gain on the input voltage provided at the analog input during this calibration sequence. This
input voltage should remain stable for the duration of the calibration. The DRDY output or bit goes high when
calibration is initiated and returns low when this full-scale calibration is complete and a new valid word is available in
the data register. At the end of the calibration, the part returns to normal mode with MD1 and MD0 returning to 0, 0.
G1
0
0
1
1
0
0
1
1
G2 (0)
ode with MD1 and MD0 returning to 0, 0.
DD
REF
line is reduced. When this bit is high, the on-chip buffer is in series with the analog input
/selected gain.
G0
0
1
0
1
0
1
0
1
G1 (0)
Rev. B | Page 20 of 52
G0 (0)
Gain Setting
1
2
4
8
16
32
64
128
B/U (0)
BUF (0)
FSYNC (1)