AD7859 Analog Devices, AD7859 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7859
Manufacturer Part Number
AD7859
Description
3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit, Parallel Sampling ADCs
Manufacturer
Analog Devices
Datasheet
1.AD7859.pdf
(28 pages)
Specifications of AD7859
Resolution (bits)
12bit
# Chan
8
Sample Rate
200kSPS
Interface
Byte,Par
Analog Input Type
SE-Bip,SE-Uni
Ain Range
(Vref) p-p,Uni (Vref)
Adc Architecture
SAR
Pkg Type
LCC,QFP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7859AP
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7859APZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD7859APZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD7859ASZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7859ASZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7859ASZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD7859BS
Manufacturer:
AD
Quantity:
1 831
Part Number:
AD7859BSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7859LAS
Manufacturer:
ADI
Quantity:
586
Part Number:
AD7859LASZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
REV. A
Adjusting the Offset Calibration Register
The offset calibration register contains 16 bits. The two MSBs
are zero and the 14 LSBs contain offset data. By changing the
contents of the offset register, different amounts of offset on the
analog input signal can be compensated for. Decreasing the
number in the offset calibration register compensates for nega-
tive offset on the analog input signal, and increasing the number
in the offset calibration register compensates for positive offset
on the analog input signal. The default value of the offset cali-
bration register is 0010 0000 0000 0000 approximately. This is
not the exact value, but the value in the offset register should be
close to this value. Each of the 14 data bits in the offset register
is binary weighted; the MSB has a weighting of 5% of the refer-
Figure 7. Flowchart for Reading from the Calibration
Registers
WRITE TO CONTROL REGISTER SETTING STCAL = 0, RDSLT1 = 1,
RDSLT0 = 0, AND CALSLT1, CALSLT0 = 00, 01, 10, 11
AUTOMATICALLY INCREMENTED
CAL REGISTER POINTER IS
CAL REGISTER POINTER IS
AUTOMATICALLY RESET
READ CAL REGISTER
OPERATION
REGISTER
FINISHED
START
ABORT
WRITE
LAST
OR
?
YES
NO
–13–
ence voltage, the MSB-1 has a weighting of 2.5%, the MSB-2
has a weighting of 1.25%, and so on down to the LSB which has
a weighting of 0.0006%. This gives a resolution of 0.0006% of
V
reference. The maximum offset that can be compensated for is
2.5 V reference and 250 mV with a 5 V reference.
Q. If a +20 mV offset is present in the analog input signal and the
A. 2.5 V reference implies that the resolution in the offset reg-
This method of compensating for offset in the analog input sig-
nal allows for fine tuning the offset compensation. If the offset
on the analog input signal is known, there is no need to apply
the offset voltage to the analog input pins and do a system cali-
bration. The offset compensation can take place in software.
Adjusting the Gain Calibration Register
The gain calibration register contains 16 bits. The two MSBs
are zero and the 14 LSBs contain gain data. As in the offset cali-
brating register the data bits in the gain calibration register are
binary weighted, with the MSB having a weighting of 2.5% of
the reference voltage. The gain register value is effectively multi-
plied by the analog input to scale the conversion result over the
full range. Increasing the gain register compensates for a
smaller analog input range and decreasing the gain register com-
pensates for a larger input range. The maximum analog input
range that the gain register can compensate for is 1.025 times
the reference voltage, and the minimum input range is 0.975
times the reference voltage.
(0.05
5% of the reference voltage, which equates to 125 mV with a
REF
reference voltage is 2.5 V, what code needs to be written to the
offset register to compensate for the offset ?
ister is 5%
1310.72; rounding to the nearest number gives 1311. In
binary terms this is 00 0101 0001 1111, therefore increase
the offset register by 00 0101 0001 1111.
approximately. The resolution can also be expressed as
V
REF
)/2
13
2.5 V/2
volts. This equals 0.015 mV, with a 2.5 V
13
= 0.015 mV. +20 mV/0.015 mV =
AD7859/AD7859L