AD876 Analog Devices, AD876 Datasheet
AD876
Specifications of AD876
Available stocks
Related parts for AD876
AD876 Summary of contents
Page 1
... C to +70 C) temperature range. PRODUCT HIGHLIGHTS Low Power The AD876 at 160 mW consumes a fraction of the power of presently available 8- or 10-bit, video speed converters. Power- down mode and single-supply operation further enhance its desirability in low power, battery operated applications such as electronic still cameras, camcorders and communication systems ...
Page 2
... +4 REFB REFB AD876 Typ Max Units 10 Bits 1.0 LSB 0.5 1 LSB GUARANTEED 0.4 % FSR 0.2 % FSR 2 V p-p 5.0 pF 4.0 4.5 V 2.0 2.5 V 250 8 9.0 Bits 9.0 Bits 8.2 Bits – ...
Page 3
... +4 REFT REFB AD876 Min Typ Max Units 2.4 V 4.0 V 4.2 V 0.6 V 1.0 V 1.05 V –10 +10 –50 +50 –10 + 2.4 V 3.8 V 2.4 V 0.7 V 1. –10 10 Min Typ Max Units 20 MHz 3.5 Clock Cycles DATA N AD876 = +2 ...
Page 4
... Scale DRV PINS D0 AND D1 ARE LEFT OPEN FOR THE AD876JR CONNECT PIN FUNCTION DESCRIPTIONS TQFP Pin No. Type Name and Function 1 DO Least Significant Bit. 2–5 DO Data Bits 1 through 4. 8–11 Data Bits 5 through Most Significant Bit ...
Page 5
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD876 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...
Page 6
... Performance Characteristics AD876 1 0.5 0 –0.5 – 128 192 256 320 384 448 512 576 CODE OFFSET Figure 3. AD876 Typical DNL 2 0 –2 –4 –6 –8 – FREQUENCY – MHz Figure 4. Full Power Bandwidth INPUT FREQUENCY – ...
Page 7
... APPLYING THE AD876 DRIVING THE ANALOG INPUT Figure 11 shows the equivalent analog input of the AD876, a sample-and-hold amplifier (SHA). Bringing CLK to a logic low 4 level closes Switches 1 and 2 and opens Switch 3. The input ...
Page 8
... BIAS Figure 13. AC-Coupled Inputs There are additional considerations when choosing the resistor values. The ac-coupling capacitors integrate the switching transients present at the input of the AD876 and cause a net dc bias current flow into the input. The magnitude of this B bias current increases with increasing dc signal level and also increases with sample frequency ...
Page 9
... REFBF, REFBS Figure 17. AD876 Reference Ranges While the previous issues address the dc aspects of the AD876 reference, the user must also be aware of the dynamic imped- REV. B ance changes associated with the reference inputs. The simpli- fied diagram of Figure 16 shows that the reference pins connect of resistance between to a capacitor for one-half of the clock period ...
Page 10
... CMOS logic provides both symmetrical voltage threshold levels REFTS and sufficient rise and fall times to support 20 MSPS operation. The AD876 is designed to support a conversion rate of 20 MSPS; running the part at slightly faster clock rates may be possible, REFTF although at reduced performance levels. Conversely, some slight performance improvements might be realized by clocking the AD876 at slower clock rates ...
Page 11
... THREE-STATE OUTPUTS The digital outputs of the AD876 can be placed in a high im- pedance state by setting the THREE-STATE pin to HIGH. This feature is provided to facilitate in-circuit testing or evaluation. Note that this function is not intended for enabling/ disabling the ADC outputs from a bus at 20 MSPS. Also, to avoid corruption of the sampled analog signal during conversion (3 ...
Page 12
... REFBS DB1 CML DB0 AIN DRV C64 0.1 F C56 0 +5VD 10 F +5VA Figure 23. AD876 Evaluation Board Schematic –12– TP4 CLK_IN TP1 74ALS541 ...
Page 13
... Figure 24. Silkscreen Layer, Component Side PCXB Layout Figure 25. Silkscreen Layer, Circuit Side PCB Layout REV. B –13– AD876 ...
Page 14
... AD876 Figure 26. Component Side PCB Layout Figure 27. Circuit Side PCB Layout –14– REV. B ...
Page 15
... REV. B Figure 28. Ground Layer PCB Layout Figure 29. Power Layer PCB Layout –15– AD876 ...
Page 16
... AD876 0.0118 (0.30) 0.0040 (0.10) 0.02 (0.5 SEATING 0.004 (0.1 (3.5 0.005 +0.002 –0.0008 (0.127 +0.05 –0.02) 0.078 (1.98) 0.068 (1.73) 0.008 (0.203) 0.002 (0.050) OUTLINE DIMENSIONS Dimensions shown in inches and (mm). R-28 28-Lead Wide Body (SOIC) 0.7125 (18.10) 0.6969 (17.70 0.1043 (2.65) PIN 1 0.0926 (2.35) 0.0500 0.0192 (0.49) SEATING 0.0125 (0.32) (1.27) 0.0138 (0.35) PLANE BSC ...