AD5370 Analog Devices, AD5370 Datasheet - Page 3

no-image

AD5370

Manufacturer Part Number
AD5370
Description
40-Channel, 16-Bit, Serial Input, Voltage-Output DACs
Manufacturer
Analog Devices
Datasheet

Specifications of AD5370

Resolution (bits)
16bit
Dac Update Rate
540kSPS
Dac Settling Time
20µs
Max Pos Supply (v)
+16.5V
Single-supply
No
Dac Type
Voltage Out
Dac Input Format
Ser,SPI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5370BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5370BSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD5370BSTZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
GENERAL DESCRIPTION
The AD5370
LFCSP and a 64-lead LQFP. The device provides buffered
voltage outputs with a span that is 4× the reference voltage. The
gain and offset of each DAC channel can be independently
trimmed to remove errors. For even greater flexibility, the device is
divided into five groups of eight DACs. Three offset DAC channels
allow the output range of blocks to be adjusted. Group 0 can be
adjusted by Offset DAC 0, Group 1 can be adjusted by Offset
DAC 1, and Group 2 to Group 4 can be adjusted by Offset DAC 2.
The AD5370 offers guaranteed operation over a wide supply
range, with V
+16.5 V. The output amplifier headroom requirement is 1.4 V
operating with a load current of 1 mA.
1
Table 1. High Channel Count Bipolar DACs
Model
AD5360
AD5361
AD5362
AD5363
AD5370
AD5371
AD5372
AD5373
AD5378
AD5379
Protected by U.S. Patent No. 5,969,657; other patents pending.
1
SS
contains forty 16-bit DACs in a single 64-lead
from −16.5 V to −4.5 V and V
Resolution
16 bits
14 bits
16 bits
14 bits
16 bits
14 bits
16 bits
14 bits
14 bits
14 bits
Nominal Output Span
4 × V
4 × V
4 × V
4 × V
4 × V
4 × V
4 × V
4 × V
±8.75 V
±8.75 V
REF
REF
REF
REF
REF
REF
REF
REF
DD
(20 V)
(20 V)
(20 V)
(20 V)
(12 V)
(12 V)
(12 V)
(12 V)
from +9 V to
Rev. 0 | Page 3 of 28
The AD5370 has a high speed serial interface that is compatible
with SPI, QSPI™, MICROWIRE™, and DSP interface standards
and can handle clock speeds of up to 50 MHz.
The DAC registers are updated on receipt of new data. All the
outputs can be updated simultaneously by taking the LDAC
input low. Each channel has a programmable gain and an offset
adjust register to allow removal of gain and offset errors.
Each DAC output is gained and buffered on chip with respect to
an external SIGGNDx input. The DAC outputs can also be
switched to SIGGNDx via the CLR pin.
Output Channels
16
16
8
8
40
40
32
32
32
40
Linearity Error (LSB)
±4
±1
±4
±1
±4
±1
±4
±1
±3
±3
AD5370

Related parts for AD5370