AD824 Analog Devices, AD824 Datasheet
AD824
Specifications of AD824
Available stocks
Related parts for AD824
AD824 Summary of contents
Page 1
... AD824 useful in a wide variety of low voltage applications where low input current is a primary consideration. The AD824 is guaranteed to operate from single supply up to ± dual supplies. AD824AR-3V Parametric Perfor- mance fully guaranteed. ...
Page 2
... AD824–SPECIFICATIONS ELECTRICAL SPECIFICATIONS Parameter INPUT CHARACTERISTICS Offset Voltage AD824A Input Bias Current Input Offset Current Input Voltage Range Common-Mode Rejection Ratio Input Impedance Large Signal Voltage Gain Offset Voltage Drift OUTPUT CHARACTERISTICS Output Voltage High Output Voltage Low Short Circuit Limit ...
Page 3
... 0.01% S OUT GBP kHz p-p 0 kHz kHz n THD f =10 kHz rms –3– AD824 Min Typ Max Unit 0.5 2.5 mV 0.6 4 500 4000 500 pA – ...
Page 4
... AD824–SPECIFICATIONS ELECTRICAL SPECIFICATIONS Parameter INPUT CHARACTERISTICS Offset Voltage AD824A -3 V Input Bias Current Input Offset Current Input Voltage Range Common-Mode Rejection Ratio Input Impedance Large Signal Voltage Gain Offset Voltage Drift OUTPUT CHARACTERISTICS Output Voltage High Output Voltage Low Short Circuit Limit ...
Page 5
... Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . ± Output Short Circuit Duration to GND . . . . . . . . . Indefinite Storage Temperature Range R-14, R-16 Packages . . . . . . . . . . . . . . . . –65∞C to +150∞C Operating Temperature Range AD824A . . . . . . . . . . . . . . . . . . . . . . . . . . . –40∞C to +85∞C Junction Temperature Range R-14, R-16 Packages . . . . . . . . . . . . . . . . –65∞C to +150∞C Lead Temperature Range (Soldering 60 sec 300∞C q ...
Page 6
... AD824 –Typical Performance Characteristics 100 1k 10k 100k 100 50mV TPC 1. Open-Loop Gain/Phase and Small Signal = ± Load Response 100 1k 10k 100k 100 50mV TPC 2. Open-Loop Gain/Phase and Small Signal = ± Response 100 pF ...
Page 7
... TPC 9. Output Voltage to Supply Rail vs. Sink and Source Load Currents –7– t 9.950 µs 100 2µs t 10.810µs 100 2µs TPC 7. Slew Rate 10k L 100 90 V OUT 10 0% 100µs 5V SOURCE SINK 100 500 1m 5m LOAD CURRENT – A AD824 10m ...
Page 8
... AD824 FREQUENCY – kHz TPC 10. Voltage Noise Density 0 0.010 0.001 0.0001 20 100 1k FREQUENCY – Hz TPC 11. Total Harmonic Distortion 280 240 200 160 120 –0.5 –0.4 –0.3 –0.2 –0.1 0 0.1 OFFSET VOLTAGE – mV TPC 12. Input Offset Distribution, V ...
Page 9
... TPC 20. Power Supply Rejection vs. Frequency 100 –20 1M 10M TPC 21. Large Signal Frequency Response –9– AD824 1 10 100 1k 10k FREQUENCY – 100 1k 10k 100k 1M FREQUENCY – 10k 30k 100k 300k INPUT FREQUENCY – ...
Page 10
... AD824 –80 –90 –100 –110 –120 –130 –140 10 100 1k FREQUENCY – Hz TPC 22. Crosstalk vs. Frequency 10k 1k 100 .01 10 100 1k 10k 100k FREQUENCY – Hz TPC 23. Output Impedance vs. Frequency, Gain = +1 20mV 100 TPC 24. Small Signal Response, Unity Gain Follower, 10k 100 pF Load ...
Page 11
... Worst case is when the amplifier is used as a unity gain follower. TPC 4 and 6 show the AD824’s pulse response as a unity gain follower driving 220 pF. Configu- rations with less loop gain, and as a result less loop bandwidth, will be much less sensitive to capacitance load effects ...
Page 12
... Single Supply Programmable Gain Instrumentation Amplifier The AD824 can be configured as a single supply instrumenta- tion amplifier that is able to operate from single supplies down dual supplies up to ± AD824 FET inputs’ bias currents minimize offset errors caused by high unbalanced source impedances. ...
Page 13
... Mylar capacitor. Resistor dividers set the dc voltage at the noninverting inputs so that the output voltage is midway between the power supplies (1.5 V). The gain is 1.5. Each half of the AD824 can then be used to drive a headphone channel high-pass filter is realized by the 500 mF capacitors and the headphones, which can be modeled as 32 ohm load resistors to ground. This ensures that all signals in the audio frequency range (20 Hz– ...
Page 14
... AD824 A design consideration in sample-and-hold circuits is voltage droop at the output caused by op amp bias and switch leakage currents. By choosing a JFET op amp and a low leakage CMOS switch, this design minimizes droop rate error to better than 0.1 mV/ms in this circuit. Higher values of C droop rate. For best performance, C ...
Page 15
... AD824 SPICE Macro-model 9/94, Rev ARG/ADI * * Copyright 1994 by Analog Devices, Inc Refer to “README.DOC” file for License Statement. Use of this model indicates your acceptance with the terms and provisions in the License Statement Node assignments * noninverting input * | inverting input * | | positive supply * | | | negative supply ...
Page 16
... AD824 14-Lead Standard Small Outline Package [SOIC] Narrow Body (R-14) Dimensions shown in millimeters and (inches) 8.75 (0.3445) 8.55 (0.3366 4.00 (0.1575) 6.20 (0.2441) 3.80 (0.1496) 5.80 (0.2283 1.75 (0.0689) 1.27 (0.0500) BSC 1.35 (0.0531) 0.25 (0.0098) 0.10 (0.0039) 0.51 (0.0201) SEATING 0.25 (0.0098) COPLANARITY PLANE 0.33 (0.0130) 0.10 0.19 (0.0075) COMPLIANT TO JEDEC STANDARDS MS-012AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS ...