ADM8695 Analog Devices, ADM8695 Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
ADM8695
Manufacturer Part Number
ADM8695
Description
Manufacturer
Analog Devices
Datasheet
1.ADM8690.pdf
(24 pages)
Specifications of ADM8695
Batt-backup-flg
Yes
Product Description
µP Supervisor w/ Backup Battery Switch, Adj Reset Period, Adj Watchdog Period, 4.65V Trip Voltage
Reset Threshold (v)
4.65
Min Reset Timeout (ms)
140 (Adjustable)
Reset Output-stage
Active-High/Push-Pull,Active-Low/Push-Pull
Backup-battery Switch
Yes
Chip Enable Gating
Yes
Typ Watchdog Timeout (ms)
100,1600,adj.
Package
DIP,SOIC
Us Price 1000-4999
n/a
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADM8695ARW
Manufacturer:
WIN
Quantity:
48
Part Number:
ADM8695ARW
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADM8695ARWZ
Manufacturer:
AD
Quantity:
2 100
Part Number:
ADM8695ARWZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADM8690/ADM8691/ADM8695
ALTERNATE WATCHDOG INPUT DRIVE CIRCUITS
The watchdog feature can be enabled and disabled under
program control by driving WDI with a three-state buffer (see
Figure 28). When three-stated, the WDI input floats, thereby
disabling the watchdog timer.
This circuit is not entirely foolproof, and it is possible for a
software fault to erroneously three-state the buffer, preventing
the
microprocessor is no longer operating correctly. In most cases,
a better method is to extend the watchdog period rather than
disable the watchdog.
ADM8690/ADM8691/ADM8695
WATCHDOG
CONTROL
Figure 28. Enabling and Disabling the Watchdog Input
STROBE
INPUT
WDI
from detecting that the
ADM8690/
ADM8691/
ADM8695
Rev. C | Page 16 of 24
For the ADM8691/ADM8695, the watchdog period can be
extended under program control using the circuit shown in
Figure 29. When the control input is high, the OSC SEL pin is
low and the watchdog timeout is set by the external capacitor.
A 0.01 μF capacitor sets a watchdog timeout delay of 100 sec.
When the control input is low, the OSC SEL pin is driven high,
selecting the internal oscillator. The 100 ms or the 1.6 sec
period is chosen, depending on which diode is used, as shown
in Figure 29. With D1 inserted, the internal timeout is set to
100 ms; with D2 inserted, the timeout is set to 1.6 sec.
CONTROL
INPUT
1
Figure 29. Extending the Watchdog Period
D1
D2
1
HIGH = EXTERNAL TIMEOUT
LOW = INTERNAL TIMEOUT
OSC SEL
OSC IN
ADM8691/
ADM8695
Data Sheet