ADM4210 Analog Devices, ADM4210 Datasheet - Page 12

• Manufacturer Part Number: ADM4210
• Description: Low Voltage Hot Swap Controller in 6-pin TSOT Package
• Manufacturer: Analog Devices

Specifications of ADM4210

• Vin Min (v): 2.7V
• Vin Max (v): 16.5V
• Uv & Ov Detection: ON pin (UV)
• I Monitor Accuracy (+/-%): n/a
• Package: 6-ld TSOT

ADM4210
CIRCUIT BREAKER FUNCTION
When the supply experiences a sudden current surge, such as a
low impedance fault on load, the bus supply voltage can drop
significantly to a point where the power to an adjacent card is
affected, potentially causing system malfunctions. The
ADM4210 limits the current drawn by the fault by reducing the
gate voltage of the external FET. This minimizes the bus supply
voltage drop caused by the fault and protects neighboring cards.
As the voltage across the sense resistor approaches the current
limit, a timer activates. This timer resets again if the sense
voltage returns below this level. If the sense voltage is any
voltage below 44 mV, the timer is guaranteed to be off. Should
the current continue to increase, the ADM4210 tries to regulate
the gate of the FET to achieve a limit of 50 mV across the sense
resistor. However, if the device is unable to regulate the fault
current and the sense voltage further increases, a larger pull-
down, in the order of milliamperes, is enabled to compensate
for fast current surges. If the sense voltage is any voltage greater
than 56 mV, this pull-down is guaranteed to be on. When the
timer expires, the GATE pin shuts down.
TIMER FUNCTION
The TIMER pin is responsible for several key functions on the
ADM4210. A capacitor controls the initial power on reset time
and the amount of time an overcurrent condition lasts before
the FET shuts down. On the ADM4210-1, the timer pin also
controls the time between auto retry pulses. There are pull-up
and pull-down currents internally available to control the timer
functions. The voltage on the TIMER pin is compared with two
threshold voltages: COMP1 (0.2 V) and COMP2 (1.3 V). The
four timing currents are listed in Table 5.
Table 5.
Timing Current
Pull-up
Pull-up
Pull-down
Pull-down
POWER-UP TIMING CYCLE
The ADM4210 is in reset when the ON (ON- CLR ) pin is held
low. The GATE pin is pulled low and the TIMER pin is pulled
low with a 100 μA pull-down. At Time Point 2 in Figure 30, the
ON (ON- CLR ) pin is pulled high. For the device to startup
correctly, the supply voltage must be above UVLO, the ON
(ON- CLR ) pin must be above 1.3 V, and the TIMER pin voltage
must be less than 0.2 V. The initial timing cycle begins when these
three conditions are met, and the TIMER pin is pulled high with
5 μA. At Time Point 3, the TIMER reaches the COMP2 threshold.
Level (μA)
5
60
2
100
Rev. 0 | Page 12 of 16
This is the end of the first section of the initial cycle. The 100 μA
current source then pulls down the TIMER pin until it reaches
0.2 V at Time Point 4. The initial cycle delay (Time Point 2 to
Time Point 4) relates to C
When the initial cycle ends, a start-up cycle activates and the
GATE pin is pulled high; the TIMER pin continues to pull down.
t
INITIAL
I
V
RSENSE
V
V
TIMER
V
V
GATE
TIMER
V
GATE
V
OUT
V
V
OUT
ON
V
= 1.3 × C
ON
IN
IN
RESET
MODE
RESET
MODE
1
Figure 31. Power-Up into Capacitor
TIMER
Figure 30. Power-Up Timing
2
5µA
INITIAL
CYCLE
/5 μA
INITIAL
CYCLE
100µA
TIMER
60µA
3
by equation
START-UP
START-UP
CYCLE
CYCLE
4
NORMAL
2µA
CYCLE
NORMAL
CYCLE
(4)