ADUC843 Analog Devices, ADUC843 Datasheet - Page 51

• Manufacturer Part Number: ADUC843
• Description: Precision Analog Microcontroller: 16MIPS 8052 Flash MCU + 8-Ch 12-Bit ADC
• Manufacturer: Analog Devices

Specifications of ADUC843

• Mcu Core: 8052
• Mcu Speed (mips): 16
• Sram (bytes): 2304Bytes
• Gpio Pins: 34
• Adc # Channels: 8
• Other: PWM

DUAL DATA POINTER
The ADuC841/ADuC842/ADuC843 incorporate two data
pointers. The second data pointer is a shadow data pointer and
is selected via the data pointer control SFR (DPCON). DPCON
also includes some useful features such as automatic hardware
post-increment and post-decrement as well as automatic data
pointer toggle. DPCON is described in Table 21.
Table 21. DPCON SFR Bit Designations
Bit No.
7
6
5
4
3
2
1
0
Note 1: This is the only place where the main and shadow data
pointers are distinguished. Everywhere else in this data sheet
wherever the DPTR is mentioned, operation on the active
DPTR is implied.
Note 2: Only MOVC/MOVX @DPTR instructions are relevant
above. MOVC/MOVX PC/@Ri instructions do not cause the
DPTR to automatically post increment/decrement, and so on.
To illustrate the operation of DPCON, the following code copies
256 bytes of code memory at address D000H into XRAM
starting from Address 0000H.
Name
DPT
DP1m1
DP1m0
DP0m1
DP0m0
DPSEL
----
----
Reserved.
Data Pointer Automatic Toggle Enable.
Cleared by the user to disable autoswapping of the DPTR.
Set in user software to enable automatic toggling of the DPTR after each each MOVX or MOVC instruction.
Shadow Data Pointer Mode.
These two bits enable extra modes of the shadow data pointer’s operation, allowing for more compact and more
efficient code size and execution.
m1
0
0
1
1
Main Data Pointer Mode.
These two bits enable extra modes of the main data pointer operation, allowing for more compact and more efficient
code size and execution.
m1
0
0
1
1
This bit is not implemented to allow the INC DPCON instruction toggle the data pointer without incrementing the rest
of the SFR.
Data Pointer Select.
Cleared by the user to select the main data pointer. This means that the contents of this 24-bit register are placed into
the three SFRs: DPL, DPH, and DPP.
Set by the user to select the shadow data pointer. This means that the contents of a separate 24-bit register appears in
the three SFRs: DPL, DPH, and DPP.
Description
m0
0
1
0
1
m0
0
1
0
1
Behavior of the shadow data pointer.
8052 behavior.
DPTR is post-incremented after a MOVX or a MOVC instruction.
DPTR is post-decremented after a MOVX or MOVC instruction.
DPTR LSB is toggled after a MOVX or MOVC instruction. (This instruction can be useful for moving
8-bit blocks to/from 16-bit devices.)
Behavior of the main data pointer.
8052 behavior.
DPTR is post-incremented after a MOVX or a MOVC instruction.
DPTR is post-decremented after a MOVX or MOVC instruction.
DPTR LSB is toggled after a MOVX or MOVC instruction.
(This instruction can be useful for moving 8-bit blocks to/from 16-bit devices.)
Rev. 0 | Page 51 of 88
DPCON
SFR Address
Power-On Default
Bit Addressable
MOVELOOP:
MOV DPTR,#0
MOV DPCON,#55H
MOV DPTR,#0D000H
CLR A
MOVC A,@A+DPTR
MOVX @DPTR,A
MOV A, DPL
JNZ MOVELOOP
ADuC841/ADuC842/ADuC843
; Main DPTR = 0
; Select shadow DPTR
; DPTR1 increment mode,
; DPTR0 increment mode
; DPTR auto toggling ON
; Shadow DPTR = D000H
; Get data
; Post Inc DPTR
; Swap to Main DPTR (Data)
; Put ACC in XRAM
; Increment main DPTR
; Swap Shadow DPTR (Code)
Data Pointer Control SFR
A7H
00H
No