ADP1043A Analog Devices, ADP1043A Datasheet - Page 70
ADP1043A
Manufacturer Part Number
ADP1043A
Description
Digital Controller for Isolated Power Supply Applications
Manufacturer
Analog Devices
Datasheet
1.ADP1043A.pdf
(72 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADP1043AACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADP1043AACPZ-RL7
Manufacturer:
MAXIM
Quantity:
154
Company:
Part Number:
ADP1043ACPZ
Manufacturer:
ADI
Quantity:
329
ADP1043A
Table 124. Register 0x4F—OUTD Falling Edge Dead Time in Resonant Mode
Bits
[7:0]
Table 125. Register 0x51—SR1 Rising Edge Dead Time in Resonant Mode
Bits
[7:0]
Table 126. Register 0x53—SR1 Falling Edge Dead Time in Resonant Mode
Bits
[7:0]
Table 127. Register 0x55—SR2 Rising Edge Dead Time in Resonant Mode
Bits
[7:0]
Table 128. Register 0x57—SR2 Falling Edge Dead Time in Resonant Mode
Bits
[7:0]
Name
Δt
time of OUTD)
Name
Δt
time of SR1)
Name
Δt
dead time of SR1)
Name
Δt
time of SR2)
Name
Δt
dead time of SR2)
8
9
10
11
12
(falling edge dead
(rising edge dead
(falling edge
(rising edge dead
(falling edge
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
This register sets Δt
switching cycle, t
Bit 7
0
0
…
1
Description
This register sets Δt
edge, t
Bit 7
0
0
…
1
Description
This register sets Δt
falling edge, t
Bit 7
0
0
…
1
Description
This register sets Δt
edge, t
Bit 7
0
0
…
1
Description
This register sets Δt
edge, t
Bit 7
0
0
…
1
D
E
F
. Each LSB corresponds to 5 ns of resolution.
. Each LSB corresponds to 5 ns of resolution.
. Each LSB corresponds to 5 ns of resolution.
Bit 6
0
0
…
1
Bit 6
0
0
…
1
Bit 6
0
0
…
1
Bit 6
0
0
…
1
Bit 6
0
0
…
1
E
. Each LSB corresponds to 5 ns of resolution.
Rev. 0 | Page 70 of 72
C
. Each LSB corresponds to 5 ns of resolution.
8
9
10
11
12
Bit 5
0
0
…
1
Bit 5
0
0
…
1
Bit 5
0
0
…
1
Bit 5
0
0
…
1
Bit 5
0
0
…
1
, which is the leading time of the falling edge of OUTD from the end of the
, which is the delay time of the rising edge of SR1 from the ACSNS rising
, which is the leading time of the falling edge of SR1 from the ACSNS
, which is the delay time of the rising edge of SR2 from the ACSNS falling
, which is the leading time of the falling edge of SR2 from the ACSNS rising
Bit 4
0
0
…
1
Bit 4
0
0
…
1
Bit 4
0
0
…
1
Bit 4
0
0
…
1
Bit 4
0
0
…
1
Bit 3
0
0
…
1
Bit 3
0
0
…
1
Bit 3
0
0
…
1
Bit 3
0
0
…
1
Bit 3
0
0
…
1
Bit 2
0
0
…
1
Bit 2
0
0
…
1
Bit 2
0
0
…
1
Bit 2
0
0
…
1
Bit 2
0
0
…
1
Bit 1
0
0
…
1
Bit 1
0
0
…
1
Bit 1
0
0
…
1
Bit 1
0
0
…
1
Bit 1
0
0
…
1
Bit 0
0
1
…
1
Bit 0
0
1
…
1
Bit 0
0
1
…
1
Bit 0
0
1
…
1
Bit 0
0
1
…
1
Δt
Δt
Δt
Δt
Δt
0
5
…
1275
0
5
…
1275
0
5
…
1275
0
5
…
1275
0
5
…
1275
8
9
10
11
12
(ns)
(ns)
(ns)
(ns)
(ns)