E-TDA7590TR STMicroelectronics, E-TDA7590TR Datasheet - Page 23

• Manufacturer Part Number: E-TDA7590TR
• Description: IC DSP SPEECH/AUDIO 144-TQFP
• Manufacturer: STMicroelectronics
• Type: Signalr

Specifications of E-TDA7590TR

• Applications: Speech Recognition
• Mounting Type: Surface Mount
• Package / Case: 144-TQFP Exposed Pad, 144-eTQFP, 144-HTQFP, 144-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

TDA7590
IPR_P
; SAI interrupt Vectors
SAI_ROF
SAI_TUF
SAI_RDR
SAI_TDE
; Timer interrupt Vector
Timer0_tcf
Timer0_tof
Timer1_tcf
Timer1_tof
Timer2_tcf
Timer2_tof
; SCI Interrupt Vectors
SCI_REC
SCI_REC_E
SCI_TRANS
SCI_IDLE
SCI_TIMER
;;; Bit Definition for SCI_SSR
FRAMING
RESET
;------------------------------------------------------------------------
;
;------------------------------------------------------------------------
SAI_RCS
SAI_RX2
SAI_RX1
SAI_RX0
SAI_TCS
SAI_TX2
SAI_TX1
SAI_TX0
;;; Bit Definitions for M_RCS
ROFCL
RDR
ROFL
;Reserved
RXIE
RDWJ
RREL
RCKP
RLRS
RDIR
RWL1
RWL0
;Reserved
RMME
R2EN
R1EN
R0EN
EQU
EQU
EQU
EQU
EQU
equ
equ
equ
equ
equ
equ
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQUATES for SAI (y memory)
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
$FFFFFE
$070
$072
$074
$076
$24
$26
$28
$2A
$2C
$2E
$000050
$000052
$000054
$000056
$000058
6
$000000
$FFFFFF
$FFFFFE
$FFFFFD
$FFFFFC
$FFFFFB
$FFFFFA
$FFFFF9
$FFFFF8
16
15
14
12
11
10
9
8
7
6
5
3
2
1
0
; Interrupt Priority Register Peripheral
; Receiver Overflow
; Transmitter Underflow
; Receiver Data Ready
; Transmitter Data Empty
; Timer0 Compare
; Timer0 Overflow
; Timer1 Compare
; Timer1 Overflow
; Timer2 Compare
; Timer2 Overflow
; SCI receive data
; SCI receive data with exception status
; SCI transmit data
; SCI idle line
; SCI timer
; Reset address location
; SAI Receive Control/Status Register
; SAI Channel 2 Receiver Data
; SAI Channel 1 Receiver Data
; SAI Channel 0 Receiver Data
; SAI Transmit Control/Status Register
; SAI Channel 2 Transmitter Data
; SAI Channel 1 Transmitter Data
; SAI Channel 0 Transmitter Data
; Receiver Data Overflow Clear
; Receiver Data Ready
; Receiver Data Overflow
; Receiver Interrupt Enable
; Receiver Data Word Justification
; Receiver Relative Timing
; Receiver Clock Polarity
; Receiver Left Right Selection
; Receiver Data Shift Direction
; Receiver Word Length Control 1
; Receiver Word Length Control 0
; Receiver Master Mode Enable
; Receiver 2 enable
; Receiver 1 enable
; Receiver 0 enable
Appendix 1
23/42