EP2AGX125DF25C4 Altera Corporation, EP2AGX125DF25C4 Datasheet - Page 21
EP2AGX125DF25C4
Manufacturer Part Number
EP2AGX125DF25C4
Description
IC ARRIA II GX FPGA 125K 572FBGA
Manufacturer
Altera Corporation
Series
Arria II GXr
Datasheet
1.EP2AGX95EF35C5N.pdf
(90 pages)
Specifications of EP2AGX125DF25C4
Number Of Logic Elements/cells
118143
Number Of Labs/clbs
4964
Total Ram Bits
8315904
Number Of I /o
260
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
572-FBGA
Lead Free Status
Contains lead
Rohs Status
RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX125DF25C4G
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2AGX125DF25C4N
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2AGX125DF25C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Chapter 1: Device Datasheet for Arria II Devices
Electrical Characteristics
Table 1–17. Pin Capacitance for Arria II GZ Devices
Table 1–18. Internal Weak Pull-up and Weak Pull-Down Resistors for Arria II GX Devices
December 2011 Altera Corporation
C
C
C
C
C
C
and C
Symbol
R
R
Notes to
(1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins. The weak pull-down feature is only available for
(2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V
IOTB
IOLR
CLKTB
CLKLR
OUTFB
CLK1
PU
PD
JTAG TCK.
, C
CLK10
Symbol
CLK3
Table
, C
Description
Value of I/O pin pull-up resistor
before and during configuration,
as well as user mode if the
programmable pull-up resistor
option is enabled.
Value of TCK pin pull-down
resistor
1–18:
CLK8
,
Table 1–17
Internal Weak Pull-Up and Weak Pull-Down Resistors
Table 1–18
devices.
Input capacitance on the top and bottom I/O pins
Input capacitance on the left and right I/O pins
Input capacitance on the top and bottom non-dedicated clock input pins
Input capacitance on the left and right non-dedicated clock input pins
Input capacitance on the dual-purpose clock output and feedback pins
Input capacitance for dedicated clock input pins
lists the pin capacitance for Arria II GZ devices.
lists the weak pull-up and pull-down resistor values for Arria II GX
V
V
V
V
V
V
V
V
V
V
V
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
= 3.3 V ±5%
= 3.0 V ±5%
= 2.5 V ±5%
= 1.8 V ±5%
= 1.5 V ±5%
= 1.2 V ±5%
= 3.3 V ±5%
= 3.0 V ±5%
= 2.5 V ±5%
= 1.8 V ±5%
= 1.5 V ±5%
Conditions
Description
Arria II Device Handbook Volume 3: Device Datasheet and Addendum
(2)
(2)
(2)
(2)
(2)
(2)
Min
10
13
19
7
7
8
6
6
6
7
8
CCIO
.
143
Typ
25
28
35
57
82
19
22
25
35
50
(Note 1)
Typical
Max
108
163
351
112
41
47
61
29
32
42
70
4
4
4
4
5
2
Unit
Unit
pF
pF
pF
pF
pF
pF
k
k
k
k
k
k
k
k
k
k
k
1–13