EP2AGX125DF25I3 Altera Corporation, EP2AGX125DF25I3 Datasheet - Page 56
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
EP2AGX125DF25I3
Manufacturer Part Number
EP2AGX125DF25I3
Description
IC ARRIA II GX FPGA 125K 572FBGA
Manufacturer
Altera Corporation
Series
Arria II GXr
Datasheet
1.EP2AGX95EF35C5N.pdf
(90 pages)
Specifications of EP2AGX125DF25I3
Number Of Logic Elements/cells
118143
Number Of Labs/clbs
4964
Total Ram Bits
8315904
Number Of I /o
260
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
572-FBGA
Lead Free Status
Contains lead
Rohs Status
RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
1–48
Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices
Arria II Device Handbook Volume 3: Device Datasheet and Addendum
Peak-to-peak jitter
Peak-to-peak jitter
Peak-to-peak jitter
PCIe Transmit Jitter Generation
Total jitter at 2.5 Gbps (Gen1)—
x1, x4, and x8
Total jitter at 5 Gbps (Gen2)—
x1, x4, and x8
PCIe Receiver Jitter Tolerance
Total jitter at 2.5 Gbps (Gen1)
Total jitter at 5 Gbps (Gen2)
PCIe (Gen 1) Electrical Idle Detect Threshold
V
SRIO Transmit Jitter Generation
Deterministic jitter
(peak-to-peak)
Total jitter (peak-to-peak)
SRIO Receiver Jitter Tolerance
Deterministic jitter tolerance
(peak-to-peak)
Combined deterministic and
random jitter tolerance (peak-to-
peak)
Sinusoidal jitter tolerance (peak-
to-peak)
GIGE Transmit Jitter Generation
Deterministic jitter
(peak-to-peak)
Total jitter (peak-to-peak)
RX-IDLE-DETDIFFp-p
Description
Symbol/
(9)
(8)
(10)
(8)
(10)
(11)
Data rate = 1.25, 2.5, 3.125 Gbps
Data rate = 1.25, 2.5, 3.125 Gbps
Data rate = 1.25, 2.5, 3.125 Gbps
Data rate = 1.25, 2.5, 3.125 Gbps
Data rate = 1.25, 2.5, 3.125 Gbps
Data rate = 1.25, 2.5, 3.125 Gbps
Data rate = 1.25, 2.5, 3.125 Gbps
Jitter frequency = 1.875 MHz
Jitter frequency = 22.1 KHz
Jitter frequency = 22.1 KHz
Jitter frequency = 20 MHz
Jitter frequency = 20 MHz
Compliance pattern
Compliance pattern
Compliance pattern
Compliance pattern
Compliance pattern
Jitter frequency =
Pattern = CRPAT
Pattern = CRPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Pattern = CJPAT
Conditions
1.875 MHz
Min
—
—
65
—
—
—
—
(Note
Not supported
–C3 and –I3
Chapter 1: Device Datasheet for Arria II Devices
> 0.37
> 0.55
Typ
> 0.1
—
—
> 0.6
—
—
—
> 8.5
> 0.1
> 0.1
—
—
> 8.5
> 0.1
1),
(2)
0.279
Max
0.25
0.25
0.17
0.35
0.14
175
(Part 3 of 7)
December 2011 Altera Corporation
Min
—
—
65
—
—
—
—
Switching Characteristics
Not supported
–C4 and –I4
> 0.37
> 0.55
Typ
> 8.5
> 0.1
> 0.1
> 0.6
> 8.5
> 0.1
> 0.1
—
—
—
—
—
—
—
0.279
Max
0.25
0.17
0.35
0.14
175
—
Unit
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI
UI