STM32F105VB STMicroelectronics, STM32F105VB Datasheet - Page 78
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F105VB
Manufacturer Part Number
STM32F105VB
Description
Mainstream Connectivity line, ARM Cortex-M3 MCU with 128 Kbytes Flash,72 MHz CPU, CAN, USB 2.0 OTG
Manufacturer
STMicroelectronics
Datasheet
1.STM32F105V8.pdf
(103 pages)
Specifications of STM32F105VB
Core
ARM 32-bit Cortex™-M3 CPU
Conversion Range
0 to 3.6 V
Dma
12-channel DMA controller
Supported Peripherals
timers, ADCs, DAC, I2Ss, SPIs, I2Cs and USARTs
Systick Timer
a 24-bit downcounter
10/100 Ethernet Mac With Dedicated Dma And Sram (4 Kbytes)
IEEE1588 hardware support, MII/RMII available on all packages
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F105VBH6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
STM32F105VBT6
Manufacturer:
ST
Quantity:
32
Company:
Part Number:
STM32F105VBT6
Manufacturer:
STMicroelectronics
Quantity:
3 000
Company:
Part Number:
STM32F105VBT6
Manufacturer:
ST
Quantity:
1
Company:
Part Number:
STM32F105VBT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Electrical characteristics
5.3.18
Table 56.
78/104
V
V
V
R
R
C
DAC_OUT
min
DAC_OUT
max
DAC_OUT
min
DAC_OUT
max
I
I
DNL
INL
DDVREF+
DDA
DDA
REF+
SSA
O
LOAD
LOAD
Symbol
(1)
(2)
(1)
(1)
(1)
(1)
(2)
(1)
(1)
Analog supply voltage
Reference supply voltage
Ground
Resistive load with buffer ON
Impedance output with buffer
OFF
Capacitive load
Lower DAC_OUT voltage
with buffer ON
Higher DAC_OUT voltage
with buffer ON
Lower DAC_OUT voltage
with buffer OFF
Higher DAC_OUT voltage
with buffer OFF
DAC DC current consumption
in quiescent mode (Standby
mode)
DAC DC current consumption
in quiescent mode (Standby
mode)
Differential non linearity
Difference between two
consecutive code-1LSB)
Integral non linearity
(difference between
measured value at Code i
and the value at Code i on a
line drawn between Code 0
and last Code 1023)
DAC electrical specifications
DAC characteristics
Parameter
Min
2.4
2.4
0.2
0
5
Doc ID 15274 Rev 6
Typ
0.5
V
V
REF+
DDA
Max
±0.5
220
380
480
3.6
3.6
±2
±1
±4
15
50
0
– 1LSB
– 0.2
Unit
LSB
LSB
LSB
LSB
mV
kΩ
kΩ
µA
µA
µA
pF
V
V
V
V
V
V
V
When the buffer is OFF, the
Minimum resistive load between
DAC_OUT and V
accuracy is 1.5 MΩ
Maximum capacitive load at
DAC_OUT pin (when the buffer is
ON).
It gives the maximum output
excursion of the DAC.
It corresponds to 12-bit input code
(0x0E0) to (0xF1C) at V
3.6 V and (0x155) to (0xEAB) at
V
It gives the maximum output
excursion of the DAC.
With no load, worst code (0xF1C)
at V
consumption on the inputs
With no load, middle code (0x800)
on the inputs
With no load, worst code (0xF1C)
at V
consumption on the inputs
Given for the DAC in 10-bit
configuration.
Given for the DAC in 12-bit
configuration.
Given for the DAC in 10-bit
configuration.
Given for the DAC in 12-bit
configuration.
STM32F105xx, STM32F107xx
REF+
REF+
REF+
REF+
must always be below V
= 2.4 V
= 3.6 V in terms of DC
= 3.6 V in terms of DC
Comments
SS
to have a 1%
REF+
=
DDA