STM8S903F3 STMicroelectronics, STM8S903F3 Datasheet - Page 18
STM8S903F3
Manufacturer Part Number
STM8S903F3
Description
16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, 1 Kbyte RAM, 640 bytes EEPROM
Manufacturer
STMicroelectronics
Datasheet
1.STM8S903F3.pdf
(115 pages)
Specifications of STM8S903F3
Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S903F3M6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8S903F3M6TR
Manufacturer:
STMicroelectronics
Quantity:
1 200
Company:
Part Number:
STM8S903F3P6
Manufacturer:
STM
Quantity:
3 621
Product overview
4.14.2
4.14.3
18/115
•
•
•
•
•
Asynchronous communication (UART mode)
•
•
•
•
•
•
Synchronous communication
•
•
•
•
LIN master mode
•
•
SPI
•
•
•
•
•
•
•
I²C
•
•
High precision baud rate generator
Smartcard emulation
IrDA SIR encoder decoder
LIN master mode
Single wire half duplex mode
Full duplex communication - NRZ standard format (mark/space)
Programmable transmit and receive baud rates up to 1 Mbit/s (f
following any standard baud rate regardless of the input frequency
Separate enable bits for transmitter and receiver
Two receiver wakeup modes:
-
-
Transmission error detection with interrupt generation
Parity control
Full duplex synchronous transfers
SPI master operation
8-bit data communication
Maximum speed: 1 Mbit/s at 16 MHz (f
Emission: Generates 13-bit synch break frame
Reception: Detects 11-bit break frame
Maximum speed: 8 Mbit/s (f
Full duplex synchronous transfers
Simplex synchronous transfers on two lines with a possible bidirectional data line
Master or slave operation - selectable by hardware or software
CRC calculation
1 byte Tx and Rx buffer
Slave/master selection input pin
I²C master features:
-
-
I²C slave features:
Address bit (MSB)
Idle line (interrupt)
Clock generation
Start and stop generation
DocID15590 Rev 6
MASTER
/2) both for master and slave
CPU
/16)
STM8S903K3 STM8S903F3
CPU
/16) and capable of