STM8AF6166 STMicroelectronics, STM8AF6166 Datasheet - Page 14

• Manufacturer Part Number: STM8AF6166
• Description: Automotive 8-bit MCU, with up to 128 Kbytes Flash, EEPROM, 10-bit ADC, timers, LIN, CAN, USART, SPI, I2C, 3 V to 5.5 V
• Manufacturer: STMicroelectronics

Specifications of STM8AF6166

• Max Fcpu: 16 MHz
• Flash Program Memory: 16 to 32 Kbytes Flash; data retention 20 years at 55 °C after 1 kcycle
• Data Memory: 0.5 to 1 Kbyte true data EEPROM; endurance 300 kcycles
• Ram: 1 to 2 Kbytes
• Advanced Control Timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Product overview
5.4.2
5.4.3
5.4.4
14/91
Write protection (WP)
Write protection in application mode is intended to avoid unintentional overwriting of the
memory. The write protection can be removed temporarily by executing a specific sequence
in the user software.
Protection of user boot code (UBC)
If the user chooses to update the Flash program memory using a specific boot code to
perform in application programming (IAP), this boot code needs to be protected against
unwanted modification.
In the STM8A a memory area of up to 32 Kbytes can be protected from overwriting at user
option level. Other than the standard write protection, the UBC protection can exclusively be
modified via the debug interface, the user software cannot modify the UBC protection status.
The UBC memory area contains the reset and interrupt vectors and its size can be adjusted
in increments of 512 bytes by programming the UBC and NUBC option bytes
(see
Figure 2.
Read-out protection (ROP)
The STM8A provides a read-out protection of the code and data memory which can be
activated by an option byte setting (see the ROP option byte in section 10).
The read-out protection prevents reading and writing Flash program memory, data memory
and option bytes via the debug module and SWIM interface. This protection is active in all
device operation modes. Any attempt to remove the protection by overwriting the ROP
option byte triggers a global erase of the program and data memory.
The ROP circuit may provide a temporary access for debugging or failure analysis. The
temporary read access is protected by a user defined, 8-byte keyword stored in the option
Section 9: Option bytes on page
Flash
program
memory
Data
EEPROM
memory
Flash memory organization of STM8A products
Remains write protected during IAP
Write access possible for IAP
Data memory area (1 Kbytes)
Flash program memory area
Doc ID 14952 Rev 5
Option bytes
UBC area
43).
Programmable area
maximum 32 Kbytes
STM8AF61xx, STM8AF62xx