STM8L162M8 STMicroelectronics, STM8L162M8 Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8L162M8
Manufacturer Part Number
STM8L162M8
Description
STM8L-Ultra Low Power-8 bits Microcontrollers
Manufacturer
STMicroelectronics
Datasheet
1.STM8L162R8.pdf
(121 pages)
Specifications of STM8L162M8
Operating Power Supply
1.65 to 3.6 V (without BOR), 1.8 to 3.6 V (with BOR)
Temperature Range
− 40 to 85 or 125 °C
5 Low Power Modes
Wait, Low power run, Low power wait, Active-halt with RTC, Halt
Ultralow Leakage Per I/0
50 nA
Fast Wakeup From Halt
5 μs
Max Freq
16 MHz, 16 CISC MIPS peak
Lcd
8x40 or 4x44 w/ step-up converter
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM8L162M8T6
Manufacturer:
STMicroelectronics
Quantity:
200
Company:
Part Number:
STM8L162M8T6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Memory and register map
Table 8.
48/121
to 0x00 53AB
0x00 53AA to
to 0x00 53AF
to 0x00 53BF
0x00 53AC
0x00 53AD
0x00 53AC
0x00 53AD
0x00 53A0
0x00 53A1
0x00 53A2
0x00 53A2
0x00 53A3
0x00 53A4
0x00 53A5
0x00 53A6
0x00 53A7
0x00 53A8
0x00 53A9
0x00 53AB
0x00 53AE
0x00 53B0
0x00 53B1
0x00 53B2
Address
General hardware register map (continued)
Block
DAC
DAC
DAC
DAC
DAC_DCH1RDHRH
DAC_DCH2RDHRH
DAC_DCH1RDHRL
DAC_DCH2RDHRL
DAC_DCH1LDHRH
DAC_DCH2LDHRH
DAC_DCH1LDHRL
DAC_DCH2LDHRL
DAC_DCH1DHR8
DAC_DCH2DHR8
DAC_CH1DORH
DAC_CH2DORH
DAC_CH1DORL
DAC_CH2DORL
Register label
DAC_DORH
DAC_DORL
Reset value
Reset value
Reset value
Reset value
Doc ID 17959 Rev 2
Reserved area (3 bytes)
Reserved area (2 bytes)
Reserved area (2 bytes)
DAC channel 1 right aligned data holding
DAC channel 1 right aligned data holding
DAC channel 2 right aligned data holding
DAC channel 2 right aligned data holding
DAC channel 1 data output register high
DAC channel 2 data output register high
DAC channel 2 left aligned data holding
DAC channel 2 left aligned data holding
DAC channel 1 8-bit mode data holding
DAC channel 2 8-bit mode data holding
DAC channel 1left aligned data holding
DAC channel 1left aligned data holding
DAC channel 1 data output register low
DAC channel 2 data output register low
Reserved area
DAC data output register high
DAC data output register low
Register name
register high
register high
register high
register high
register low
register low
register low
register low
register
register
STM8L162R8, STM8L162M8
status
Reset
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00