ST6209C STMicroelectronics, ST6209C Datasheet - Page 60

• Manufacturer Part Number: ST6209C
• Description: 8 Bit ST6 Microcontroller with 4x8-bitADC 1x8-bit TIMER
• Manufacturer: STMicroelectronics

Specifications of ST6209C

• Clock Sources: crystal/ceramic resonator or RC network, external clock, backup oscillator (LFAO)
• 2 Power Saving Modes: Wait and Stop

ST6208C/ST6209C/ST6210C/ST6220C
Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6
Abbreviations for Addressing Modes: Legend:
dir
sd
imm
inh
ext
b.d
bt
pcr
ind
60/104
1
HI
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
A
B
C
D
E
0
1
2
3
4
5
6
7
8
9
F
Direct
Short Direct
Inherent
Extended
Bit Direct
Bit Test
Program Counter Relative
Indirect
Immediate
LOW
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
0000
0
e
e
e
e
e
e
e
e
e
e
e
e
e
e
e
e
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
JRNZ 4
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
pcr 2
0001
abc
abc
abc
abc
abc
abc
abc
abc
abc
abc
abc
abc
abc
abc
abc
abc
1
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
CALL 2
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
ext 1
#
e
b
rr
nn
abc
ee
0010
2
e
e
e
e
e
e
e
e
e
e
e
e
e
e
e
e
Indicates Illegal Instructions
5-bit Displacement
3-bit Address
1-byte Data space address
1-byte immediate data
12-bit address
8-bit displacement
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
JRNC 5
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
pcr 3
b0,rr,ee
b0,rr,ee
b4,rr,ee
b4,rr,ee
b2,rr,ee
b2,rr,ee
b6,rr,ee
b6,rr,ee
b1,rr,ee
b1,rr,ee
b5,rr,ee
b5,rr,ee
b3,rr,ee
b3,rr,ee
b7,rr,ee
b7,rr,ee
0011
3
JRR 2
JRR 2
JRR 2
JRR 2
JRR 2
JRR 2
JRR 2
JRR 2
JRS 2
JRS 2
JRS 2
JRS 2
JRS 2
JRS 2
JRS 2
JRS 2
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
bt 1
e
0100
4
e
e
e
e
e
e
e
e
e
e
e
e
e
e
e NOP
JRZ
JRZ 4
JRZ
JRZ 4
JRZ
JRZ 4
JRZ
JRZ 4
JRZ
JRZ 4
JRZ
JRZ 4
JRZ
JRZ 4
JRZ
JRZ 4
pcr
pcr 1
pcr
pcr 1
pcr
pcr 1
pcr
pcr 1
pcr
pcr 1
pcr
pcr 1
pcr
pcr 1
pcr
pcr 1
Cycles
Addressing Mode
Operands
Bytes
0101
a,w
a,x
a,y
a,v
w
5
#
#
#
#
#
#
#
#
x
y
v
INC 2
INC 2
INC 2
INC 2
LD 2
LD 2
LD 2
LD 2
sd 1
sd 1
sd 1
sd 1
sd 1
sd 1
sd 1
sd 1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
0110
6
e
e
e
e
e
e
e
e
e
e
e
e
e
e
e
e
JRC 4
JRC 4
JRC 4
JRC 4
JRC 4
JRC 4
JRC 4
JRC
JRC 4
JRC
JRC 4
JRC 4
JRC 4
JRC 4
JRC 4
JRC
2
1
prc 1
prc 2
prc 1
prc 2
prc 1
prc 2
prc 1
prc
prc 1
prc
prc 1
prc 2
prc 1
prc 2
prc 1
prc
e
JRC
0111
a,(x)
a,nn
a,(x)
a,(x)
a,nn
(x),a
a,(x)
a,(x)
a,nn
a,nn
a,nn
prc
(x)
(x)
7
#
#
#
ADDI
ANDI
SUBI
ADD
AND
SUB
DEC
imm
imm
imm
imm
imm
INC
CPI
LDI
CP
LD
ind
ind
ind
ind
LD
ind
ind
ind
ind
LOW
Mnemonic
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
A
B
C
D
E
0
1
2
3
4
5
6
7
8
9
F
HI