L6562 STMicroelectronics, L6562 Datasheet
L6562
Specifications of L6562
Available stocks
Related parts for L6562
L6562 Summary of contents
Page 1
... TRANSITION-MODE PFC CONTROLLER Figure 1. Packages Table 1. Order Codes – HI-END AC-DC ADAPTER/CHARGER – ENTRY LEVEL SERVER & WEB SERVER 2 ® The L6562 is a current-mode PFC controller oper- ating in Transition Mode (TM). Pin-to-pin compati- ble with the predecessor L6561, it offers improved performance. COMP MULT 2 ...
Page 2
... L6562 2 Description (continued) The highly linear multiplier includes a special circuit, able to reduce AC input current distortion, that allows wide-range-mains operation with an extremely low THD, even over a large load range. The output voltage is controlled by means of a voltage-mode error amplifier and a precise (1% @Tj = 25°C) internal voltage reference. ...
Page 3
... V =150 mV ZCD VFF 0.5V MULT V = Upper clamp COMP MULT COMP °C j (1) 10.3 V < Vcc < Vcc = 10 22V INV L6562 Min. Typ. Max. Unit 10 8.7 9.5 10.3 V 2.2 2 µA 2 ...
Page 4
... L6562 Table 5. Electrical Characteristics (continued -25 to 125° 12 Symbol Parameter G Voltage Gain v GB Gain-Bandwidth Product I Source Current COMP Sink Current V Upper Clamp Voltage COMP Lower Clamp Voltage CURRENT SENSE COMPARATOR I Input Bias Current Delay to Outpu d(H-L) V Current sense reference clamp ...
Page 5
... Figure 7. Vcc Zener voltage vs Vcc Z (V) 100 150 0.5 Vcc = kHz 0.2 0.1 Before start-up - (° - (°C) L6562 Operating Quiescent Disabled or during OVP 100 150 j 100 150 5/16 ...
Page 6
... L6562 Figure 8. Feedback reference vs REF 2.6 (V) 2.55 2.5 2.45 2.4 - (°C) Figure 9. OVP current vs OVP 41 (µA) 40.5 40 39 (°C) Figure 10. E/A output clamp levels vs. T Vpin2 6 (V) Upper clamp Lower clamp 2 - (°C) 6/16 Figure 11. Delay-to-output vs D(H-L) 500 ...
Page 7
... Vcc = lower clamp ZCD - - 100 Tj (°C) [ °C Vcc = 11 V SINK 200 400 600 800 I [mA] GD [V] pin7 - 100 200 300 400 500 I [mA] GD L6562 j 150 1,000 °C Vcc = 11 V SOURCE 600 700 7/16 ...
Page 8
... Since ∆Vo << Vo, the tolerance on the absolute value will be proportionally reduced. Example 400 V, ∆ Then: R1=40V/40µA=1MΩ; R2=1MΩ·2.5/(400-2.5)=6.289kΩ. The tol- erance on the OVP level due to the L6562 will be 40·0.12=4.8V, that is 1.2% of the regulated value. 8/16 Figure 21. UVLO saturation vs. T ...
Page 9
... OVP). Normal operation is resumed as the error amplifier goes back into its lin- ear region result, the L6562 will work in burst-mode, with a repetition rate that can be very low. When either OVP is activated the quiescent consumption of the IC is reduced to minimize the discharge of the Vcc capacitor and increase the hold-up capability of the IC supply system ...
Page 10
... STBR606 1 µF + FUSE 400V 5A/250V R2 1.5 MΩ - Vac (85V to 265V) C2 10nF R3 22 kΩ Boost Inductor Spec: EB0057-C (COILCRAFT) Figure 24. Demo board (EVAL6562-80W, Wide-range mains): Electrical schematic 180 kΩ R1 750 kΩ BRIDGE C1 DF06M 0.47 µF + FUSE 400V 4A/250V R2 750 k Ω - Vac (85V to 265V) ...
Page 11
... Figure 25. EVAL6562-80W: PCB and component layout (Top view, real size 108 mm) Table 6. EVAL6562N: Evaluation results at full load Vin (V ) Pin ( 86.4 110 84.6 135 83.8 175 83.2 220 82.9 265 82.7 Note: measurements done with the line filter shown in figure 23 Table 7. EVAL6562N: Evaluation results at half load ...
Page 12
... L6562 Table 8. EVAL6562N: No-load measurements Vin (V ) Pin ( 110 135 (*) 175 (*) 220 (*) 265 (*) Vcc = 12V supplied externally Figure 26. Line filter (not tested for EMI compliance) used for EVAL6562N evaluation to the AC source 12/ 0.4 396.77 0.3 396.82 0.3 396.83 0.4 396.90 0.4 396.95 0.5 396.98 B81133 470 nF, X2 ...
Page 13
... B 1.15 b 0.356 b1 0.204 D E 7.95 e 2.54 e3 7. 3.18 Z inch MAX. MIN. TYP. MAX. 0.131 0.020 1.65 0.045 0.065 0.55 0.014 0.022 0.304 0.008 0.012 10.92 0.430 9.75 0.313 0.384 0.100 0.300 0.300 6.6 0.260 5.08 0.200 3.81 0.125 0.150 1.52 0.060 ® packages. These OUTLINE AND MECHANICAL DATA DIP-8 L6562 13/16 ...
Page 14
... L6562 Figure 28. SO-8 Mechanical Data & Package Dimensions mm DIM. MIN. TYP. A 1.35 A1 0.10 A2 1.10 B 0.33 C 0.19 (1) 4. 3.80 e 1.27 H 5.80 h 0.25 L 0.40 k 0˚ (min.), 8˚ (max.) ddd Note: (1) Dimensions D does not include mold flash, protru- sions or gate burrs. Mold flash, potrusions or gate burrs shall not exceed ...
Page 15
... May 2005 November 2005 5 First Issue 6 Modified the Style-look in compliance with the “Corporate Technical Publications Design Guide”. Changed input of the power amplifier connected to Multiplier (Fig. 2). 7 Modified Table 2: Absolute Maximim Ratings. 8 Added in Section 5 the ECOPACK Description of Changes ® certicate of conformity. L6562 15/16 ...
Page 16
... L6562 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...