DS1672 Maxim, DS1672 Datasheet - Page 5

no-image

DS1672

Manufacturer Part Number
DS1672
Description
The DS1672 low-voltage serial timekeeping chip incorporates a 32-bit counter and power-monitoring functions
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS1672-2
Manufacturer:
MAXIM
Quantity:
1 072
Part Number:
DS1672-3/33
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS1672-33+
Manufacturer:
Maxim
Quantity:
942
Part Number:
DS167233
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS1672A4-33
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS1672B1-33+TR
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS1672S-3
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS1672S-33+
Manufacturer:
Maxim
Quantity:
1 250
Part Number:
DS1672S-33+T&R
Manufacturer:
MAXIM
Quantity:
9
Part Number:
DS1672S-33+T&R
Manufacturer:
MAXIM
Quantity:
5 000
Part Number:
DS1672S-33+T&R
Quantity:
609
Part Number:
DS1672U-3+
Manufacturer:
Maxim
Quantity:
820
Part Number:
DS1672U-33+T&R
Manufacturer:
MAXIM
Quantity:
1 000
AC ELECTRICAL CHARACTERISTICS
(V
Note 6: After this period, the first clock pulse is generated.
Note 7: A device must internally provide a hold time of at least 300ns for the SDA signal (referenced to the V
Note 8:The maximum t
Note 9: A fast-mode device can be used in a standard-mode system, but the requirement t
Note 10: C
SCL Clock
Frequency
Bus Free Time
Between a STOP and
START Condition
Hold Time
(Repeated) START
Condition (Note 6)
LOW Period of SCL
Clock
HIGH Period of SCL
Clock
Setup Time for a
Repeated START
Condition
Data Hold Time
(Notes 7, 8)
Data Setup Time
(Note 9)
Rise Time of Both
SDA and SCL
Signals (Note 10)
Fall Time of Both
SDA and SCL
Signals (Note 10)
Setup Time for STOP
Condition
Capacitive Load for
Each Bus Line
(Note 10)
I/O Capacitance
CC
PARAMETER
= 0V, T
order to bridge the undefined region of the falling edge of SCL.
automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW
period of the SCL signal, it must output the next data bit to the SDA line t
line is released.
B
–Total capacitance of one bus line in pF.
A
= -40°C to +85°C.)
HD:DAT
has only to be met if the device does not stretch the LOW period (t
SYMBOL
t
t
t
t
t
HD:DAT
HD:STA
SU:DAT
t
SU:STA
SU:STO
t
f
t
C
HIGH
LOW
C
SCL
BUF
t
t
R
I/O
F
B
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
CONDITIONS
5 of 15
20 + 0.1C
20 + 0.1C
MIN
100
100
250
1.3
4.7
0.6
4.0
1.3
4.7
0.6
4.0
0.6
4.7
0.6
4.0
0
0
R
B
B
max + t
TYP
10
SU:DAT
SU:DAT
LOW
≥ to 250ns must then be met. This will
) of the SCL signal.
= 1000 + 250 = 1250ns before the SCL
MAX
1000
400
100
300
300
300
400
0.9
IHMIN
UNITS
kHz
pF
pF
µs
µs
µs
µs
µs
µs
ns
ns
ns
µs
of the SCL signal) in
DS1672

Related parts for DS1672