DS80C310 Maxim, DS80C310 Datasheet - Page 12
DS80C310
Manufacturer Part Number
DS80C310
Description
The DS80C310 is a fast 80C31/80C32-compatible microcontroller
Manufacturer
Maxim
Datasheet
1.DS80C310.pdf
(22 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS80C310
Manufacturer:
ADAPTEC
Quantity:
132
Company:
Part Number:
DS80C310+FCG
Manufacturer:
MAXIM
Quantity:
990
Company:
Part Number:
DS80C310-ECG
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS80C310-ECG+
Manufacturer:
Microchip
Quantity:
461
Company:
Part Number:
DS80C310-ECG+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS80C310-FCG
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS80C310-FCG+
Manufacturer:
SANYO
Quantity:
110
Company:
Part Number:
DS80C310-FCG+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS80C310-FCG+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
DS80C310-MCG
Manufacturer:
HARRIS
Quantity:
69
Company:
Part Number:
DS80C310-QCG
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS80C310-QCG+
Manufacturer:
DALLAS
Quantity:
20 000
Figure 2. Typical I
Note 6:
Note 7:
Note 8:
Note 9:
Note 10:
Note 11:
cycles following 1 to 0 transitions, the typical current sink capability of Port 0 and Port 2 is approximately 150A, and the
minimum current sink capability of ALE and PSEN is approximately 400A. On subsequent cycles following 0 to 1
transitions, the typical current drive capability of Port 0 and Port 2 is approximately 110A.
mode.
This is only the current required to hold the low level; transitions from 1 to 0 on an I/O pin must also overcome the transition
current.
2V.
address bus on the DS80C310. Peak current occurs near the input transition point of the latch, approximately 2V.
When addressing external memory. This specification applies to the first clock cycle following the transition. On subsequent
RST = V
During a 0 to 1 transition, a one-shot drives the ports hard for two clock cycles. This measurement reflects port in transition
Current required from external circuit to hold a logic-low level on an I/O pin while the corresponding port latch bit is set to 1.
Ports 1 and 3 source transition current when being pulled down externally. The current reaches its maximum at approximately
0.45 < V
IN
CC
<V
. This condition mimics operation of pins in I/O mode.
CC
CC
. Not a high-impedance input. This port is a weak address holding latch because Port 0 is dedicated as an
vs. Frequency
12 of 22
DS80C310