FAN2001 Fairchild Semiconductor, FAN2001 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
FAN2001
Manufacturer Part Number
FAN2001
Description
Designed for use in battery-powered applications, the FAN2001/FAN2002 is a high-efficiency, low-noise synchronous PWM current mode and Pulse Skip (Power Save) mode DC-DC converter
Manufacturer
Fairchild Semiconductor
Datasheet
1.FAN2002.pdf
(11 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FAN2001MPX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
FAN2001/FAN2002 Rev. 1.0.2
Block Diagram
Detailed Operation Description
The FAN2001/FAN2002 is a step-down converter operating in a
current-mode PFM/PWM architecture with a typical switching
frequency of 1.3MHz. At moderate to heavy loads, the converter
operates in pulse-width-modulation (PWM) mode. At light loads
the converter enters a power-save mode (PFM pulse skipping)
to keep the efficiency high.
PWM Mode
In PWM mode, the device operates at a fixed frequency of
1.3MHz. At the beginning of each clock cycle, the P-channel
transistor is turned on. The inductor current ramps up and is
monitored via an internal circuit. The P-channel switch is turned
off when the sensed current causes the PWM comparator to trip
when the output voltage is in regulation or when the inductor
current reaches the current limit (set internally to typically
1500mA). After a minimum dead time the N-channel transistor
is turned on and the inductor current ramps down. As the clock
cycle is completed, the N-channel switch is turned off and the
next clock cycle starts.
PFM (Power Save) Mode
As the load current decreases and the inductor current reaches
negative value, the converter enters pulse-frequency-modula-
tion (PFM) mode. The transition point for the PFM mode is given
by the equation:
The typical output current when the device enters PFM mode is
150mA for input voltage of 3.6V and output voltage of 1.2V. In
I
OUT
FB
=
V
OUT
GND
0.8V
SOFT START
×
DIGITAL
1
----------------------------------------- -
SLOPE COMPENSATION
–
IS
(
ERROR
2 L f
V
AMP
OUT
×
OSC
×
⁄
V
IN
REF
IS
)
Figure 3. Block Diagram
COMP
PFM
COMP
REF
VOLTAGE
COMP
OVER
FB
7
PFM mode the device operates with a variable frequency and
constant peak current, thus reducing the quiescent current to
minimum. Consequently, the high efficiency is maintained at
light loads. As soon as the output voltage falls below a thresh-
old, set at 0.8% above the nominal value, the P-channel transis-
tor is turned on and the inductor current ramps up. The P-
channel switch turns off and the N-channel turns on as the peak
inductor current is reached (typical 450mA).
The N-channel transistor is turned off before the inductor cur-
rent becomes negative. At this time the P-channel is switched
on again starting the next pulse. The converter continues these
pulses until the high threshold (typical 1.6% above nominal
value) is reached. A higher output voltage in PFM mode gives
additional headroom for the voltage drop during a load transient
from light to full load. The voltage overshoot during this load
transient is also minimized due to active regulation during turn
on of the N-channel rectifier switch. The device stays in sleep
mode until the output voltage falls below the low threshold. The
FAN2001/FAN2002 enters the PWM mode as soon as the out-
put voltage can no longer be regulated in PFM with constant
peak current.
100% Duty Cycle Operation
As the input voltage approaches the output voltage and the duty
cycle exceeds the typical 95%, the converter turns the P-chan-
nel transistor continuously on. In this mode the output voltage is
equal to the input voltage minus the voltage drop across the P-
channel transistor:
V
R
I
R
LOAD
OUT
dsON
L
CONTROL
LOGIC
EN
= Inductor DC resistance
UNDER-VOLTAGE
= V
= Output current
= P-channel switch ON resistance
LOCKOUT
IN
– I
COMP
LIMIT
NEG.
LOAD
MOSFET
DRIVER
× (R
dsON
IS
+ R
CURRENT
SENSE
SENSE
NEG.
LIMIT
GND
L
V
), where
IN
SW
www.fairchildsemi.com