FAN3278 Fairchild Semiconductor, FAN3278 Datasheet - Page 10

• Manufacturer Part Number: FAN3278
• Description: The FAN3278 dual 1
• Manufacturer: Fairchild Semiconductor

© 2010 Fairchild Semiconductor Corporation
FAN3278 • Rev. 1.0.0
Applications Information
Input Thresholds
The FAN3278 driver has TTL input thresholds and
provides buffer and level translation functions from
logic inputs. The input thresholds meet industry-
standard TTL-logic thresholds, independent of the V
voltage,
approximately 0.4V. These levels permit the inputs to
be driven from a range of input logic signal levels for
which a voltage over 2V is considered logic HIGH. The
driving signal for the TTL inputs should have fast rising
and falling edges with a slew rate of 6V/µs or faster, so
a rise time from 0 to 3.3V should be 550ns or less.
With reduced slew rate, circuit noise could cause the
driver input voltage to exceed the hysteresis voltage
and retrigger the driver input inadvertently.
Static Supply Current
In the I
(see Figure 7 and Figure 8), the curve is produced with
all inputs / enables floating (OUTA is LOW, OUTB is
HIGH) and indicates the lowest static I
tested configuration. For other states, additional current
flows through the 100k resistors on the inputs and
outputs, shown in the block diagram (see Figure 4). In
these cases, the static I
from the curves plus this additional current.
Gate Drive Regulator
FAN3278 incorporates internal regulators to regulate the
gate drive voltage. The output pin slew rate is
determined by this gate drive voltage and the load on
the output. It is not user adjustable, but a series resistor
can be added if a slower rise or fall time is needed at
the MOSFET gate.
Startup Operation
The FAN3278 startup logic is optimized to drive a ground-
referenced N-channel MOSFET with channel A and a
V
The optimum operating voltage of the FAN3278 is 8V to
27V. It has an internal “watchdog” circuit that provides a
loose UVLO turn-on voltage (V
with a small hysteresis of about 10mV. However, it is
recommended that V
application circuits.
When the V
to operate the internal circuitry, the outputs are biased
to hold the external MOSFETs in OFF state. Internal
100kΩ resistors bias the non-inverting output LOW and
the inverting output to V
MOSFETs off during startup intervals when input control
signals may not be present.
Figure 18 shows startup waveforms for non-inverting
channel A. At power-up, the driver output for channel A
remains LOW until V
device starts operating, then OUTA operates in-phase
with INA.
DD
-referenced P-channel MOSFET with channel B.
DD
and there
(static) typical performance characteristics
DD
supply voltage is below the level needed
DD
DD
is
DD
reaches the voltage where the
is greater than 4.75V in all
current is the value obtained
a
DD
ON
hysteresis voltage
to keep the external
) of approximately 3.8V
DD
current for the
DD
of
10
Figure 19 illustrates startup waveforms for inverting
channel B. At power-up, the driver output for channel B
is tied to V
V
operating, then OUTB operates out of phase with INB.
It is possible, during startup, before V
approximately 4.5V, that the output pulse width may
take a few switching cycles to reach the full duty-cycle
of the input pulse. This is due to internal propagation
delays affecting the operation with higher switching
frequency (e.g. >100kHz) and slow V
<20V/ms). For this reason, it is recommended that V
should be greater than 4.75V before any INA or INB
signals are present.
For high-frequency applications (several hundred kHz
up to 1MHz), where the above recommendation of V
> 4.75V is not possible, the use of ENABLES to
actively hold the outputs LOW until V
assures the driver output pulse width follows the input
from 4.75V up to 28V.
DD
Figure 18. Non-Inverting Startup Waveforms
reaches the voltage where the device starts
Figure 19. Inverting Startup Waveforms
DD
through an internal 100kΩ resistor until
DD
DD
ramp-up (e.g.
has reached
DD
www.fairchildsemi.com
> 4.75V
DD
DD