TLE 7469G V53 Infineon Technologies, TLE 7469G V53 Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
TLE 7469G V53
Manufacturer Part Number
TLE 7469G V53
Description
Manufacturer
Infineon Technologies
Datasheet
1.TLE_7469G_V52.pdf
(21 pages)
Specifications of TLE 7469G V53
Packages
PG-DSO-12
Regulator Type
multiple output
Output Voltage
5V3.3V
Accuracy
2.0 %3.0 %
Max. Output Current
215mA200mA
Dropout Voltage
300mV
the closed window is interpreted as a pretrigger failure and results in a reset. After the
closed window the open window with the duration
lasts at minimum until the trigger process has occurred, at maximum
value with fast timing).
A HIGH to LOW transition of the watchdog trigger signal on pin WDI is taken as a trigger.
To avoid wrong triggering due to parasitic glitches two HIGH samples followed by two
LOW samples (sample period
Figure
open window or if a pretrigger occurs during the closed window. The triggering is correct
also, if the first three samples (two HIGH one LOW) of the trigger pulse at pin WDI are
inside the closed window and only the fourth sample (the second LOW sample) is taken
in the open window.
Figure 6
Data Sheet
8). A reset is generated (RO goes LOW) if there is no trigger pulse during the
Window Watchdog State Diagram
Trigger During
Closed Window
Window
Closed
Reset
t
sam
typ. 0.25 ms) are decoded as a valid trigger (see
17
No Trigger
Always
Trigger
No Trigger During
Open Window
t
OW
is started again. The open window
Window
Window
AEA03533.VSD
Ignore
Open
Always
Rev. 1.6, 2008-01-22
t
OW
is 32 ms (typ.
TLE 7469