FAN7310 Fairchild Semiconductor, FAN7310 Datasheet
FAN7310
Available stocks
Related parts for FAN7310
FAN7310 Summary of contents
Page 1
... Fairchild Semiconductor Corporation FAN7310 Rev. 1.0.3 Description The FAN7310 provides all the control functions for a series parallel resonant converter and contains a pulse width modulation (PWM) controller to develop a supply voltage. Typical operating frequency range is between 30kHz and 250kHz, depending on the CCFL and the transformer's characteristics ...
Page 2
... UVLO Figure 2. Functional Block Diagram 2 C22 1µF 0 TX1 C7 10µF 0 CCFL C10 15pF OLP1 0 OLR FB C14 D6 D4 20nF BAV99 BAV99 FAN7310 Rev. 05 OUTA Output Driver OUTB PGND Logic OUTC Output Driver OUTD 1.4μA + SET UVLO Q R CLR + S olr - 2V 2 ...
Page 3
... GND Analog Ground 6 REF 2.5V Reference Voltage 7 ADIM Analog Dimming Input 8 BDIM Burst Dimming Input 9 EA_IN Error Amplifier Input 10 EA_OUT Error Amplifier Output © 2005 Fairchild Semiconductor Corporation FAN7310 Rev. 1.0.3 V PGND OUTC OUTD FAN7310 ENA S_S REF ADIM GND Figure 3 ...
Page 4
... Storage Temperature Range STG θ Thermal Resistance Junction-Air JA P Power Dissipation D Notes: 1. Thermal resistance test board size: 76.2 * 114.3 * 1.6mm (1S0P). JEDEC standards: JESD51-3, JESD51-7. 2. Assume no ambient airflow. © 2005 Fairchild Semiconductor Corporation FAN7310 Rev. 1.0.3 Characteristics (1)(2) 4 Value Unit °C - °C -65 ~ 150 ° ...
Page 5
... ON/OFF SECTION V On State Input Voltage on V Off Stage Input Voltage off © 2005 Fairchild Semiconductor Corporation FAN7310 Rev. 1.0.3 =12V and for min./max. values the operating ambient temperature range with A ≤ 24V, unless otherwise specified. Test Conditions 5 ≤ V ≤ 24V ...
Page 6
... Min. Overlap Between Diagonal Switches Max. Overlap Between Diagonal Switches f DELAY TIME PDR_A/NDR_B PDR_C/NDR_D © 2005 Fairchild Semiconductor Corporation FAN7310 Rev. 1.0.3 (Continued) =12V and for min./max. values the operating ambient temperature range with A ≤ 24V, unless otherwise specified. Test Conditions ...
Page 7
... Equation ------------------------------ - © 2005 Fairchild Semiconductor Corporation FAN7310 Rev. 1.0.3 value. The UVLO cir- IN exceeds 5V. IN Burst Oscillator & Burst Dimming: Timing capacitor BCT are charged by the reference current source, formed by the timing resistor R lated at 1.25V. The sawtooth waveform charges up to 2V. ...
Page 8
... The threshold voltage of this pin is 1V. A resistor should be connected between this pin and GND for safe operation. © 2005 Fairchild Semiconductor Corporation FAN7310 Rev. 1.0.3 Figure 9. SYNC Waveform Output Drives: The four output drives are designed so that switches A and B, C and D never turn on simulta- neously ...
Page 9
... Timing Diagram FAN7310 use the improved phase-shift control full-bridge to drive CCFL result, the temperature difference between the left leg and the right legs is almost zero. The detail timing is shown as bellow. EA_OUT CT SYNC T T1 POUT A NOUT B POUT C NOUT D © 2005 Fairchild Semiconductor Corporation FAN7310 Rev ...
Page 10
... Package Dimensions 20-SSOP Dimensions are in millimeters unless otherwise noted. Figure 12. 20-Lead Shrink Small Outline Package (SSOP) © 2005 Fairchild Semiconductor Corporation FAN7310 Rev. 1.0.3 1. THESE DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION REFERENCE ASS'Y OUT QUALITY 0.10 MAX -0.05 +0.10 0.10 MAX 10 NOTE BD-6305 Rev. 00 2001.04.06 ...
Page 11
... Datasheet Identification Product Status Advance Information Formative or In Design Preliminary First Production No Identification Needed Full Production Obsolete Not In Production © 2005 Fairchild Semiconductor Corporation FAN7310 Rev. 1.0.3 Power-SPM ® PowerTrench Programmable Active Droop ® QFET QS QT Optoelectronics Quiet Series RapidConfigure SMART START ® ...