M25PE20 Numonyx, B.V., M25PE20 Datasheet - Page 39

no-image

M25PE20

Manufacturer Part Number
M25PE20
Description
1 and 2 Mbit, page-erasable serial Flash memories with byte alterability, 75 MHz SPI bus, standard pinout
Manufacturer
Numonyx, B.V.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25PE20-VMN6
Manufacturer:
ST
0
Part Number:
M25PE20-VMN6P
Manufacturer:
ST
0
Part Number:
M25PE20-VMN6TP
Manufacturer:
MICRON
Quantity:
3 000
Part Number:
M25PE20-VMN6TP
Manufacturer:
Numonyx
Quantity:
16 500
Part Number:
M25PE20-VMN6TP
Manufacturer:
Micron
Quantity:
50 000
Part Number:
M25PE20-VMN6TP
Manufacturer:
MICRON
Quantity:
60
Part Number:
M25PE20-VMN6TP
Manufacturer:
ST
0
Part Number:
M25PE20-VMN6TP
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
M25PE20-VMN6TP
Quantity:
7 000
Company:
Part Number:
M25PE20-VMN6TP
Quantity:
10 000
Company:
Part Number:
M25PE20-VMP6TG
Quantity:
40
M25PE20, M25PE10
6.12
Page Erase (PE)
The Page Erase (PE) instruction sets to ‘1’ (FFh) all bits inside the chosen page. Before it
can be accepted, a Write Enable (WREN) instruction must previously have been executed.
After the Write Enable (WREN) instruction has been decoded, the device sets the Write
Enable Latch (WEL).
The Page Erase (PE) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code, and three address bytes on Serial Data input (D). Any address inside the
page is a valid address for the Page Erase (PE) instruction. Chip Select (S) must be driven
Low for the entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the last address byte has been
latched in, otherwise the Page Erase (PE) instruction is not executed. As soon as Chip
Select (S) is driven High, the self-timed Page Erase cycle (whose duration is t
While the Page Erase cycle is in progress, the Status Register may be read to check the
value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-
timed Page Erase cycle, and is 0 when it is completed. At some unspecified time before the
cycle is complete, the Write Enable Latch (WEL) bit is reset.
A Page Erase (PE) instruction applied to a page that is hardware protected is not executed.
Any Page Erase (PE) instruction, while an Erase, Program or Write cycle is in progress, is
rejected without having any effects on the cycle that is in progress.
Figure 19. Page Erase (PE) instruction sequence
1. Address bits A23 to A18 are ‘Don’t care’ in the M25PE20. Address bits A23 to A17 are ‘Don’t care’ in the
M25PE10.
S
C
D
0
1
2
Instruction
3
4
Figure
5
6
19.
7
MSB
23 22
8
9
24-bit address
2
29 30 31
1
0
AI04046
PE
Instructions
) is initiated.
39/64

Related parts for M25PE20