STE2004 STMicroelectronics, STE2004 Datasheet - Page 35

• Manufacturer Part Number: STE2004
• Description: 102 x 65 SINGLE CHIP LCD CONTROLLER/DRIVER
• Manufacturer: STMicroelectronics

Figure 47. 68000-series Parallel interface protocol in Reading Mode
Figure 48. 68000-series Parallel interface protocol in Reading Mode (Several Bytes)
4.3.4 8080-series parallel interface
If CS is low after the positive edge of RES, the 8080 parallel interface is ready to receive or transmit data.
While CS pin is high the 8080 Parallel interface is kept in reset.
Write Mode
Data are latched on WR rising edge.
Read Mode
Data are output on D0-D7 bus on RD rising edge. Data Bus is set in high impedance mode when RD is set to
logic 1.
Accordingly to R bit value I2C Address or Status Byte is output on D0-D7 bus.
Figure 49. 8080-series parallel bus protocol - one byte transmission
D/C
R/W
CS
D0
D7
E
to
Note 1) Data Bus is configured in high impedence mode after evry RD rising edge
D/C
WR
CS
D/C
R/W
RD
CS
D0
D7
2) Always the same data is output on D0-D7
D0
D7
E
to
to
LR0082
LR0083
LR0046
STE2004
35/66