MT8JTF12864AY-1G1 Micron Semiconductor Products, MT8JTF12864AY-1G1 Datasheet - Page 10
![no-image](/images/no-image-200.jpg)
MT8JTF12864AY-1G1
Manufacturer Part Number
MT8JTF12864AY-1G1
Description
1gb, 2gb X64, Sr 240-pin Ddr3 Sdram Udimm
Manufacturer
Micron Semiconductor Products
Datasheet
1.MT8JTF12864AY-1G1.pdf
(13 pages)
Serial Presence-Detect
Table 12:
Table 13:
PDF: 09005aef82b21119/Source: 09005aef82b2112c
JTF8c128_256x64AY.fm - Rev. A 7/07 EN
Parameter/Condition
Parameter/Condition
Supply voltage
Input high voltage: Logic 1; All inputs
Input low voltage: Logic 0; All inputs
Output low voltage: I
Input leakage current: V
Output leakage current: V
Standby current
Power supply current, READ: SCL clock frequency = 100 kHz
Power supply current, WRITE: SCL clock frequency = 100 kHz
SCL LOW to SDA data-out valid
Time the bus must be free before a new transition can start
Data-out hold time
SDA and SCL fall time
Data-in hold time
Start condition hold time
Clock HIGH period
Noise suppression time constant at SCL, SDA inputs
Clock LOW period
SDA and SCL rise time
SCL clock frequency
Data-in setup time
Start condition setup time
Stop condition setup time
WRITE cycle time
Serial Presence-Detect EEPROM DC Operating Conditions
All voltages referenced to V
Serial Presence-Detect EEPROM AC Operating Conditions
All voltages referenced to V
Notes:
OUT
IN
= 3mA
OUT
= GND to V
1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and
2. This parameter is sampled.
3. For a restart condition, or following a WRITE cycle.
4. The SPD EEPROM WRITE cycle time (
= GND to V
the falling or rising edge of SDA.
sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE
cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resis-
tance, and the EEPROM does not respond to its slave address.
DD
SS
SS
DD
1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM
10
t
Symbol
Symbol
t
t
t
t
HD:DAT
V
HD:STA
SU:DAT
SU:STA
SU:STO
t
t
t
t
t
I
HIGH
DDSPD
LOW
f
WRC
t
t
I
WRC) is the time from a valid stop condition of a write
V
BUF
V
CC W
V
I
SCL
I
CC R
AA
DH
I
t
t
LO
SB
t
OL
LI
R
IH
F
I
IL
Micron Technology, Inc., reserves the right to change products or specifications without notice.
V
Min
DDSPD
200
100
0.2
1.3
0.6
0.6
1.3
0.6
0.6
–
0
–
–
–
–
Min
–0.6
0.10
0.05
1.7
1.6
0.4
2
–
× 0.7
Max
300
400
Serial Presence-Detect
0.9
0.3
50
10
–
–
–
–
–
–
–
–
–
©2007 Micron Technology, Inc. All rights reserved.
V
V
DDSPD
DDSPD
Max
3.6
0.4
Units
3
3
4
1
3
kHz
ms
µs
µs
ns
ns
µs
µs
µs
ns
µs
µs
ns
µs
µs
+ 0.5
× 0.3
Notes
Units
mA
mA
µA
µA
µA
1
2
2
3
4
V
V
V
V