IR21141 International Rectifier Corp., IR21141 Datasheet
IR21141
Available stocks
Related parts for IR21141
IR21141 Summary of contents
Page 1
... LEAD-FREE Description The IR21141/IR22141 gate driver family is suited to drive a single half bridge in power switching applications. These drivers provide high gate driving capability (2 A source sink) and require low quiescent current, which allows the use of bootstrap power supply techniques in medium power systems. These drivers ...
Page 2
... IR21141SSPbF/IR22141SSPbF , all currents are defined positive into any lead The thermal resistance SS Definition IR21141 IR22141 ≤ 25 °C A Definition IR21141 IR22141 - +600 V or 1200 V. Logic state held for less than 200ns the IC will withstand a sustained peak of SS Min. ...
Page 3
... R FAULT/SD open drain resistance ON,FLT SY_FLT open drain resistance R ON,SY Note : Refer to Figs. 2 & 3 Pins: DSL, DSH The active bias is present in the IR21141 and IR22141. V respectively for DSL and DSH. Symbol Definition V High desat input threshold voltage DESAT+ V Low desat input threshold voltage ...
Page 4
... Pins: HON, LON, SSDH, SSDL Symbol V Low level output voltage Soft Shutdown on resistance (Note 1) ON,SSD I Output low short circuit pulsed current O- Note 1: SSD operation only Note : Refer to Fig. 6 www.irf.com IR21141SSPbF/IR22141SSPbF Definition – –V B HOP CC LOP Definition or V HON LON Min ...
Page 5
... Deadtime/Delay Matching Characteristics DT Deadtime MDT Deadtime matching, MDT=DTH-DTL Propagation delay matching, PDM Max (ton, toff) – Min (ton, toff) Note: For high side PWM, HIN pulse must be ≥1µs www.irf.com IR21141SSPbF/IR22141SSPbF Min. Typ. Max. Units Test Conditions 220 440 660 & ...
Page 6
... Figure 1: Undervoltage Diagram FAULT/SD SY_FLT schmitt trigger Figure 3: FAULT/SD and SY_FLT Diagram 200ns oneshot on/off internal signal Figure 5: HOP and LOP Diagram www.irf.com IR21141SSPbF/IR22141SSPbF internal HIN/LIN/ UV signal FLTCLR V SS Figure 2: HIN, LIN and FLTCLR Diagram fault/hold internal signal DSL/DSH ...
Page 7
... HIN LIN (HOP=HON) LO (LOP=LON) HIN/LIN DSH/DSL SSD Driver Enable HO/LO Figure 9: Soft Shutdown Timing Waveform www.irf.com IR21141SSPbF/IR22141SSPbF 50% 50 out 90% 10% Figure 7: Switching Time Waveforms Ton1 Io1+ Io2+ Figure 8: Output Source Current DESAT 3.3V t off t f 90% 10% 3.3V 7 ...
Page 8
... SY_FLT,DESAT2 FAULT/SD FLTCLR t t DESAT2 DESAT1 90% 50% 50% SoftShutdown 10% HON Turn-On Propagation Delay LON LIN 50% HIN HO (HOP=HON) LO (LOP=LON) 50% www.irf.com IR21141SSPbF/IR22141SSPbF 50% 8V 50% 50% t SY_FLT,DESAT3 t SY_FLT,DESAT4 90% SoftShutdown t DESAT3 90% 50% 50% SoftShutdown 10 Turn-On Propagation Delay Figure 10: Desat Timing 50% 50% DTH MDT=DTH-DTL Figure 11: Internal Deadtime Timing ...
Page 9
... HOP High side driver sourcing output HON High side driver sinking output DSH High side IGBT desaturation protection input SSDH High side soft shutdown V High side floating supply return S www.irf.com IR21141SSPbF/IR22141SSPbF HIN 1 LIN FLT_CLR SY_FLT FAULT/SD SSOP24 VSS SSDL COM LON ...
Page 10
... UNDERVOLTAGE V CC − SHUTDOWN (SD) − UNDERVOLTAGE V BS − FREEZE NOTE 1: A change of logic value of the signal labeled on lines (system variable) generates a state transition. NOTE 2: Exiting from UNDERVOLTAGE V www.irf.com IR21141SSPbF/IR22141SSPbF on/off (HS) LATCH on/off LOCAL DESAT OUTPUT LEVEL PROTECTION SHUTDOWN SHIFTERS LOGIC on/off (LS) ...
Page 11
... FLT_CLR conflicting with the SSD procedure, FLT_CLR should not be operated while SY_FLT is active. Note 2 : Holding FLT_CLR high all time will not allow the gate driver to latch the FAULT status and migth compromise power system protection. www.irf.com IR21141SSPbF/IR22141SSPbF HOP/LOP HON/LON SSDH/SSDL HiZ ...
Page 12
... IR21141SSPbF/IR22141SSPbF 1.4 Fault Management The IR21141/ IR22141 is able to manage supply failure (undervoltage lockout) and transistor desaturation (on both the low and high side switches). 1.4.1 Undervoltage (UV) The undervoltage protection function disables the driver’s output stage which prevents the power device from being driven when the input voltage is less than the undervoltage threshold ...
Page 13
... FAULT/SD (external hard shutdown) FLTCLR The external sensing diode should have BV > 600 V (IR21141) or > 1200 V (IR22141) and low stray capacitance (in order to minimize noise coupling and switching delays). The diode is biased by an internal pull-up resistor R and by a dedicated circuit (see the DSH/L active-bias section) ...
Page 14
... This coupled noise may be easily reduced be using an active bias structure for the sensing diode. In the IR21141 and IR22141 the DSH/DSL pins integrate an active pull-up respectively CC, respectively to V /COM ...
Page 15
... The LO signal is on and the low side IGBT desaturates, the low side behaviour is the same as described in point B, F. The DSL goes high but this is not read off point A (anti-shoot through www.irf.com IR21141SSPbF/IR22141SSPbF signals as outputs, whereas Fig. 18 shows them as inputs ...
Page 16
... This supply sits on top of the V voltage and so it must be floating. The S bootstrap method is used to generate the V and can be used with any of the IR21141, IR22141 drivers. The bootstrap supply is formed by a diode and a capacitor as connected in Fig. 19. bootstrap bootstrap ...
Page 17
... BS Bootstrap Diode: The diode must have a BV > 600 V or 1200 V and a fast recovery time (trr < 100 ns) to www.irf.com IR21141SSPbF/IR22141SSPbF minimize the amount of charge fed back from the bootstrap capacitor to V 2.4 Gate Resistances The switching speed of the output transistor can be controlled by properly sizing the resistors controlling the turn-on and turn-off gate currents ...
Page 18
... R and R (see Fig. 22). If the voltage Goff DRn drop at the gate exceeds the threshold voltage of the www.irf.com IR21141SSPbF/IR22141SSPbF IGBT, the device may self turn on, causing large oscillation and relevant cross conduction DRn Figure 22: R Sizing: Current Path When Low Side is ...
Page 19
... IRG4PH30K( IGBT IRGP30B120K(D) IRG4PH30K(D) www.irf.com IR21141SSPbF/IR22141SSPbF NOTICE: The above-described equations are intended to approximate a way to size the gate resistance. A more accurate sizing may provide more precise device and PCB (parasitic) modelling. RGon → std commercial value Vge* tsw Iavg Rtot 24 Ω ...
Page 20
... V for the floating supply) in order to minimize S parasitic inductance/resistance. www.irf.com IR21141SSPbF/IR22141SSPbF 3.5 Routing and Placement Example Figure 24 shows one of the possible layout solutions using a 3 layer PCB. This example takes into account all the previous considerations. Placement and routing for supply capacitors and gate resistances in the high ...
Page 21
... Figures 25-83 provide information on the experimental performance of the IR21141/ IR22141 HVIC. The line plotted in each figure is generated from actual lab data. A large number of individual samples from multiple wafer lots were tested at three temperatures (-40 ºC, 25 ºC, and 125 ºC) in order to generate the experimental (Exp.) curve. The line labeled Exp ...
Page 22
... Temperature ( C) Figure 33. V HIN Logic Input Hysteresis vs. IHSS Temperature 1.90 1.60 1.30 Exp. 1.00 0.70 -50 - Temperature ( C) Figure 35. LIN Logic "0" Input Voltage vs. Temperature www.irf.com IR21141SSPbF/IR22141SSPbF 2.10 1.80 1.50 Exp. 1.20 0.90 75 100 125 -50 Figure 32. V 2.20 1.90 Exp. 1.60 1.30 1.00 75 100 125 -50 Figure 34. LIN Logic "1" Input Voltage vs. Temperature 0.90 ...
Page 23
... Temperature ( C) Figure 39. V FLTCLR Logic Input Hysteresis vs. IHSS Temperature 2.10 1.70 1.30 Exp. 0.90 0.50 -50 - Temperature ( C) Figure 41 Logic Input Voltage vs. Temperature IL www.irf.com IR21141SSPbF/IR22141SSPbF 1.70 1.40 Exp. 1.10 0.80 75 100 125 -50 Figure 38. V 2.10 Exp. 1.70 1.30 0.90 0.50 -50 75 100 125 Figure 40. V 0.60 0.50 Exp. 0.40 0.30 0.20 -50 75 100 125 Figure 42. V ...
Page 24
... Temperature ( C) Figure 45. V SYFLT Logic Input Hysteresis vs. IHSS Temperature 900 725 550 Exp. 375 200 -50 - Temperature ( C) Figure 47 vs. Temperature OH www.irf.com IR21141SSPbF/IR22141SSPbF 2.40 2.00 1.60 Exp. 1.20 0.80 75 100 125 -50 Figure 44 Exp 100 125 -50 -25 Figure 46 Exp ...
Page 25
... Temperature ( C) Figure 51. V DSL Input Voltage vs. Temperature DSL+ 8.00 7.50 Exp. 7.00 6.50 6.00 -50 - Temperature ( C) Figure 53. V DSL Input Voltage vs. Temperature DSL- www.irf.com IR21141SSPbF/IR22141SSPbF 9 Exp -50 -25 75 100 125 Figure 50. V 8.30 7.60 Exp. 6.90 6.20 5.50 -50 75 100 125 Figure 52 Exp ...
Page 26
... Figure 57. DTH Off Deadtime vs. Temperature 780 660 540 420 Exp. 300 -50 - Temperature ( C) Figure 59. ToffH Propagation Delay vs. Temperature www.irf.com IR21141SSPbF/IR22141SSPbF 490 430 370 Exp. 310 250 75 100 125 -50 -25 Figure 56. DTL Off Deadtime vs. Temperature 780 660 540 Exp. 420 ...
Page 27
... Temperature ( C) Figure 63. ToffL Propagation Delay vs. Temperature Exp -50 - Temperature ( C) Figure 65. TfL Turn Off Fall Time vs. Temperature www.irf.com IR21141SSPbF/IR22141SSPbF 780 660 540 Exp. 420 300 -50 -25 75 100 125 Figure 62. TonL Propagation Delay vs. Temperature Exp 100 ...
Page 28
... Exp. 1.50 0.50 -50 - Temperature ( C) Figure 69. t vs. Temperature DSAT4 17 14 Exp -50 - Temperature ( C) Figure 71. t vs. Temperature SSL www.irf.com IR21141SSPbF/IR22141SSPbF 6 5 Exp 100 125 -50 -25 Figure 68 Exp 100 125 -50 -25 Figure 70. t 1.80 1.45 1.10 Exp. 0.75 0.40 -50 ...
Page 29
... Temperature ( C) Figure 75. IO-L SC Pulsed Current vs. Temperature 500 400 Exp. 300 200 100 -50 - Temperature ( C) Figure 77. t vs. Temperature ON1L www.irf.com IR21141SSPbF/IR22141SSPbF 3.25 2.80 Exp. 2.35 1.90 1.45 75 100 125 -50 -25 Figure 74. IO-H SC Pulsed Current vs. Temperature 900 700 Exp. 500 300 100 75 100 125 -50 -25 Figure 76 ...
Page 30
... Temperature ( C) Figure 81. I Logic "0" Input Bias Currentvs. HIN- Temperature 0.02 -0.03 -0.08 -0.13 -0.18 -0.23 -0.28 Figure 83. I www.irf.com IR21141SSPbF/IR22141SSPbF 900 700 500 300 Exp. 100 -50 -25 75 100 125 Figure 80. I 900 700 500 300 Exp. 100 75 100 125 -50 -25 Figure 82. I Exp. ...
Page 31
... Case Outline www.irf.com IR21141SSPbF/IR22141SSPbF 31 ...
Page 32
... DIM ENSION CARRIER TAPE DIMENSION FOR 24SSOP:2000 units per reel Code REEL DIMENSIONS FOR 24SSOP Code www.irf.com IR21141SSPbF/IR22141SSPbF LOADED TAPE FEED DIRECTION Metric Imperial Min Max Min 11.90 12.10 0.468 3.90 4.10 0.153 15.70 16.30 0.618 7.40 7.60 0.291 8.30 8 ...
Page 33
... Lead Free Released P Non-Lead Free Relased ORDER INFORMATION 24-Lead SSOP IR21141SSPbF 24-Lead SSOP IR22141SSPbF 24-Lead SSOP Tape & Reel IR21141SSPbF 24-Lead SSOP Tape & Reel IR22141SSPbF WORLDWIDE HEADQUARTERS: 233 Kansas Street, El Segundo, CA 90245 Tel: (310) 252-7105 http://www.irf.com www.irf.com IR21141SSPbF/IR22141SSPbF IRSxxxxx ...